JP2009016824A - 半導体素子の製造方法 - Google Patents
半導体素子の製造方法 Download PDFInfo
- Publication number
- JP2009016824A JP2009016824A JP2008166113A JP2008166113A JP2009016824A JP 2009016824 A JP2009016824 A JP 2009016824A JP 2008166113 A JP2008166113 A JP 2008166113A JP 2008166113 A JP2008166113 A JP 2008166113A JP 2009016824 A JP2009016824 A JP 2009016824A
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- film
- forming
- manufacturing
- region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 40
- 239000004065 semiconductor Substances 0.000 title claims abstract description 28
- 239000012535 impurity Substances 0.000 claims abstract description 105
- 239000000758 substrate Substances 0.000 claims abstract description 82
- 238000009792 diffusion process Methods 0.000 claims abstract description 61
- 230000004888 barrier function Effects 0.000 claims abstract description 25
- 238000000034 method Methods 0.000 claims description 61
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 40
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 40
- 125000006850 spacer group Chemical group 0.000 claims description 38
- 238000009832 plasma treatment Methods 0.000 claims description 18
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 17
- 229920005591 polysilicon Polymers 0.000 claims description 17
- 230000002265 prevention Effects 0.000 claims description 17
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 claims description 14
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 14
- 238000005530 etching Methods 0.000 claims description 11
- 239000011261 inert gas Substances 0.000 claims description 9
- 239000001301 oxygen Substances 0.000 claims description 8
- 229910052760 oxygen Inorganic materials 0.000 claims description 8
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 claims description 7
- 229910052786 argon Inorganic materials 0.000 claims description 7
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 7
- 239000007789 gas Substances 0.000 claims description 7
- 239000001257 hydrogen Substances 0.000 claims description 7
- 229910052739 hydrogen Inorganic materials 0.000 claims description 7
- 229910052757 nitrogen Inorganic materials 0.000 claims description 7
- 229910052734 helium Inorganic materials 0.000 claims description 6
- 239000001307 helium Substances 0.000 claims description 6
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 claims description 6
- 238000011065 in-situ storage Methods 0.000 claims description 3
- 230000003213 activating effect Effects 0.000 claims 2
- 125000004435 hydrogen atom Chemical class [H]* 0.000 claims 2
- 230000003449 preventive effect Effects 0.000 claims 1
- 238000005468 ion implantation Methods 0.000 description 15
- 229910052751 metal Inorganic materials 0.000 description 10
- 239000002184 metal Substances 0.000 description 10
- 230000000694 effects Effects 0.000 description 8
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 6
- 229910052796 boron Inorganic materials 0.000 description 6
- 229910052581 Si3N4 Inorganic materials 0.000 description 5
- 238000000151 deposition Methods 0.000 description 5
- 150000002500 ions Chemical class 0.000 description 5
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 5
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 5
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 4
- 229910052785 arsenic Inorganic materials 0.000 description 4
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 4
- 150000002431 hydrogen Chemical class 0.000 description 4
- 229910052698 phosphorus Inorganic materials 0.000 description 4
- 239000011574 phosphorus Substances 0.000 description 4
- 229910021332 silicide Inorganic materials 0.000 description 4
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 230000003247 decreasing effect Effects 0.000 description 3
- 230000005684 electric field Effects 0.000 description 3
- 230000001678 irradiating effect Effects 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 230000001590 oxidative effect Effects 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 238000002230 thermal chemical vapour deposition Methods 0.000 description 2
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 229910018557 Si O Inorganic materials 0.000 description 1
- 229910008051 Si-OH Inorganic materials 0.000 description 1
- 229910006358 Si—OH Inorganic materials 0.000 description 1
- 230000001133 acceleration Effects 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical group [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 230000002542 deteriorative effect Effects 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000001953 recrystallisation Methods 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Inorganic materials [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/2658—Bombardment with radiation with high-energy radiation producing ion implantation of a molecular ion, e.g. decaborane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823864—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate sidewall spacers, e.g. double spacers, particular spacer material or shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6656—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using multiple spacer layers, e.g. multiple sidewall spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
- H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- High Energy & Nuclear Physics (AREA)
- Toxicology (AREA)
- Health & Medical Sciences (AREA)
- Ceramic Engineering (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
【解決手段】基板上に導電膜パターンを形成する。前記基板表面及び前記導電膜パターンの表面上に酸化膜を形成する。不純物の拡散に要求されるエネルギーが上昇するように前記酸化膜を表面処理して拡散防止膜を形成する。その後、前記拡散防止膜を通じて前記導電膜パターン両側の基板及び前記導電膜パターンに前記不純物を注入して、前記基板に不純物領域を形成する。前記方法によって形成される半導体素子は、導電膜パターン及び基板にドープされている不純物の拡散が減少して高性能を有する。
【選択図】図7
Description
本発明の他の目的は、高性能を有するCMOSトランジスタを含む半導体素子の製造方法を提供することにある。
前記他の目的を達成するための本発明の一実施例による半導体素子の製造方法によると、基板の第1領域及び第2領域にそれぞれ第1ゲート構造物及び第2ゲート構造物を形成する。前記基板、第1ゲート構造物及び第2ゲート構造物の表面上にシリコン酸化膜を形成する。P型不純物の拡散に要求されるエネルギーが上昇するように前記シリコン酸化膜を表面処理して拡散防止膜を形成する。前記第1及び第2ゲート構造物の両側壁に形成された前記拡散防止膜上にスペーサを形成する。前記第1領域に位置するスペーサ両側の基板にN型不純物を注入して、前記基板の第1領域に第1不純物領域を形成する。前記第2領域に位置するスペーサ両側の基板にP型不純物を注入して、前記基板の第2領域に第2不純物領域を形成する段階と、を含む。
その後、前記図5を参照して説明したように、前記シリコン酸化膜に不活性ガス、酸素、及びオゾンガスのうち、少なくとも一種のガスを用いるプラズマ処理を行って前記シリコン酸化膜を拡散防止膜212に変換する。前記プラズマ処理の用いることができる前記不活性ガスの例としては、窒素、ヘリウム、水素、アルゴンなどを挙げることができる。
102 ゲート酸化膜パターン
104 ゲートパターン
106 第1絶縁膜
106a、208 オフセットスペーサ
108、210a、210b 低濃度のソース/ドレイン領域
110、220 シリコン酸化膜
112、130 拡散防止膜
114、214 スペーサ
116、216a、216b 高濃度のソース/ドレイン領域
118 LDD構造のソース/ドレイン領域
203 チャンネル領域
204a 第1ゲート酸化膜パターン
206a 第1ゲートパターン
206b 第2ゲートパターン
212 拡散防止膜
Claims (20)
- 基板上に導電膜パターンを形成する段階と、
前記基板表面及び前記導電膜パターンの表面上に酸化膜を形成する段階と、
不純物の拡散に要求されるエネルギーが上昇するように前記酸化膜を表面処理して拡散防止膜を形成する段階と、
前記拡散防止膜を通じて前記導電膜パターン両側の基板及び前記導電膜パターンに前記不純物を注入して、前記基板に不純物領域を形成する段階と、を含むことを特徴とする半導体素子の製造方法。 - 前記酸化膜は20〜100Åの厚さに形成され、前記不純物はP型不純物を含むことを特徴とする請求項1に記載の半導体素子の製造方法。
- 前記拡散防止膜を形成する段階は、水素、ヘリウム、窒素、アルゴン、酸素、及びオゾンからなる群より選択された少なくとも一種のガスから生成されたプラズマを用いるプラズマ処理を含むことを特徴とする請求項1に記載の半導体素子の製造方法。
- 前記プラズマ処理は、1〜5分間300〜700℃の温度にて行われることを特徴とする請求項3に記載の半導体素子の製造方法。
- 前記拡散防止膜を形成する段階は、紫外線照射を含むことを特徴とする請求項1に記載の半導体素子の製造方法。
- 前記紫外線照射は、400〜600℃の温度で不活性ガス雰囲気下で行われることを特徴とする請求項5に記載の半導体素子の製造方法。
- 拡散防止膜を形成する段階は、プラズマ処理及び紫外線照射を含むことを特徴とする請求項1に記載の半導体素子の製造方法。
- 前記拡散防止膜上にスペーサ膜を形成する段階と、
前記拡散防止膜をエッチング防止膜に用いて前記スペーサ膜を異方性エッチングすることによって前記導電膜パターンの側壁に位置する拡散防止膜上にスペーサを形成する段階と、を更に含むことを特徴とする請求項1に記載の半導体素子の製造方法。 - 前記スペーサ膜を形成する段階と前記拡散防止膜を形成する段階とは、インサイチュで行われることを特徴とする請求項8に記載の半導体素子の製造方法。
- 前記酸化膜を形成する段階の前に、前記基板にP型不純物を注入して低濃度不純物領域を形成する段階を更に含むことを特徴とする請求項8に記載の半導体素子の製造方法。
- 前記導電膜パターンの両側に前記低濃度不純物領域の位置を調節するためのオフセットスペーサを形成する段階を更に含むことを特徴とする請求項10に記載の半導体素子の製造方法。
- 前記不純物領域の形成された基板を熱処理して前記不純物領域にドープされている不純物を活性化させる段階を更に含むことを特徴とする請求項1に記載の半導体素子の製造方法。
- 基板の第1領域及び第2領域にそれぞれ第1ゲート構造物及び第2ゲート構造物を形成する段階と、
前記基板、前記第1ゲート構造物及び前記第2ゲート構造物の表面上にシリコン酸化膜を形成する段階と、
P型不純物の拡散に要求されるエネルギーが上昇するように前記シリコン酸化膜を表面処理して拡散防止膜を形成する段階と、
前記第1及び第2ゲート構造物の両側壁に形成された前記拡散防止膜上にスペーサを形成する段階と、
前記第1領域に位置するスペーサ両側の基板にN型不純物を注入して、前記基板の第1領域に第1不純物領域を形成する段階と、
前記第2領域に位置するスペーサ両側の基板にP型不純物を注入して、前記基板の第2領域に第2不純物領域を形成する段階と、を含むことを特徴とする半導体素子の製造方法。 - 前記拡散防止膜を形成する段階は、水素、ヘリウム、窒素、アルゴン、酸素、及びオゾンからなる群から選択された少なくとも一種のガスから生成されたプラズマを用いるプラズマ処理を含むことを特徴とする請求項13に記載の半導体素子の製造方法。
- 前記拡散防止膜を形成する段階は、紫外線照射を含むことを特徴とする請求項13に記載の半導体素子の製造方法。
- 前記拡散防止膜を形成する段階は、プラズマ処理及び紫外線照射を含むことを特徴とする請求項13に記載の半導体素子の製造方法。
- 前記第1及び第2ゲート構造物は、それぞれゲート絶縁膜パターン及びポリシリコン膜パターンの積層された構造を有することを特徴とする請求項13に記載の半導体素子の製造方法。
- 前記第1ゲート構造物両側の前記基板にN型不純物を注入して第1低濃度不純物領域を形成する段階と、
前記第2ゲート構造物両側の基板にP型不純物を注入して第2低濃度不純物領域を形成する段階と、を更に含むことを特徴とする請求項13に記載の半導体素子の製造方法。 - 前記第1及び第2ゲート構造物の側壁に前記第1及び第2低濃度不純物領域の縁部の位置を調節するためのオフセットスペーサを形成する段階を更に含むことを特徴とする請求項18に記載の半導体素子の製造方法。
- 前記第1及び第2不純物領域の形成された基板を熱処理して前記第1及び第2不純物領域にドープされている不純物を活性化する段階を更に含むことを特徴とする請求項13に記載の半導体素子の製造方法。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020070064941A KR100846097B1 (ko) | 2007-06-29 | 2007-06-29 | 반도체 소자의 제조 방법 |
KR10-2007-0064941 | 2007-06-29 |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2009016824A true JP2009016824A (ja) | 2009-01-22 |
JP2009016824A5 JP2009016824A5 (ja) | 2011-08-04 |
JP5445895B2 JP5445895B2 (ja) | 2014-03-19 |
Family
ID=39824476
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2008166113A Expired - Fee Related JP5445895B2 (ja) | 2007-06-29 | 2008-06-25 | 半導体素子の製造方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US7732311B2 (ja) |
JP (1) | JP5445895B2 (ja) |
KR (1) | KR100846097B1 (ja) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101376260B1 (ko) * | 2008-04-14 | 2014-03-20 | 삼성전자 주식회사 | 반도체 소자 및 그 제조 방법 |
CN102456556A (zh) * | 2010-10-18 | 2012-05-16 | 中芯国际集成电路制造(上海)有限公司 | 金属硅化物的形成方法 |
US9483266B2 (en) | 2013-03-15 | 2016-11-01 | Intel Corporation | Fusible instructions and logic to provide OR-test and AND-test functionality using multiple test sources |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03129774A (ja) * | 1989-07-17 | 1991-06-03 | Toshiba Corp | 半導体装置及びその製造方法 |
JPH08125197A (ja) * | 1994-08-31 | 1996-05-17 | Semiconductor Energy Lab Co Ltd | 半導体装置の作製方法および半導体装置の作製装置 |
JP2000269490A (ja) * | 1999-03-16 | 2000-09-29 | Fujitsu Ltd | 半導体装置の製造方法 |
JP2001085680A (ja) * | 1999-09-09 | 2001-03-30 | Sharp Corp | 半導体装置の製造方法 |
JP2003077856A (ja) * | 2001-06-18 | 2003-03-14 | Matsushita Electric Ind Co Ltd | 半導体装置の製造方法 |
JP2006019366A (ja) * | 2004-06-30 | 2006-01-19 | Canon Inc | 半導体装置の絶縁膜形成方法 |
JP2006049779A (ja) * | 2004-08-09 | 2006-02-16 | Renesas Technology Corp | 半導体装置およびその製造方法 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6323519B1 (en) * | 1998-10-23 | 2001-11-27 | Advanced Micro Devices, Inc. | Ultrathin, nitrogen-containing MOSFET sidewall spacers using low-temperature semiconductor fabrication process |
KR100361576B1 (ko) | 2000-04-07 | 2002-11-21 | 아남반도체 주식회사 | 반도체 소자의 금속전 절연막 제조 방법 |
US6534388B1 (en) * | 2000-09-27 | 2003-03-18 | Chartered Semiconductor Manufacturing Ltd. | Method to reduce variation in LDD series resistance |
JP2004153037A (ja) | 2002-10-31 | 2004-05-27 | Renesas Technology Corp | 半導体装置の製造方法 |
JP2004303789A (ja) * | 2003-03-28 | 2004-10-28 | Toshiba Corp | 半導体装置及びその製造方法 |
KR100610436B1 (ko) * | 2003-12-23 | 2006-08-08 | 주식회사 하이닉스반도체 | 게이트 산화막의 열화 억제 방법 |
KR20060037776A (ko) * | 2004-10-28 | 2006-05-03 | 주식회사 하이닉스반도체 | 원자층증착에 의한 게이트스페이서를 구비하는반도체소자의 제조 방법 |
KR100668954B1 (ko) | 2004-12-15 | 2007-01-12 | 동부일렉트로닉스 주식회사 | 박막트랜지스터 제조 방법 |
KR20070043108A (ko) * | 2005-10-20 | 2007-04-25 | 삼성전자주식회사 | 반도체 장치 제조방법 |
-
2007
- 2007-06-29 KR KR1020070064941A patent/KR100846097B1/ko not_active IP Right Cessation
-
2008
- 2008-06-20 US US12/213,502 patent/US7732311B2/en not_active Expired - Fee Related
- 2008-06-25 JP JP2008166113A patent/JP5445895B2/ja not_active Expired - Fee Related
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03129774A (ja) * | 1989-07-17 | 1991-06-03 | Toshiba Corp | 半導体装置及びその製造方法 |
JPH08125197A (ja) * | 1994-08-31 | 1996-05-17 | Semiconductor Energy Lab Co Ltd | 半導体装置の作製方法および半導体装置の作製装置 |
JP2000269490A (ja) * | 1999-03-16 | 2000-09-29 | Fujitsu Ltd | 半導体装置の製造方法 |
JP2001085680A (ja) * | 1999-09-09 | 2001-03-30 | Sharp Corp | 半導体装置の製造方法 |
JP2003077856A (ja) * | 2001-06-18 | 2003-03-14 | Matsushita Electric Ind Co Ltd | 半導体装置の製造方法 |
JP2006019366A (ja) * | 2004-06-30 | 2006-01-19 | Canon Inc | 半導体装置の絶縁膜形成方法 |
JP2006049779A (ja) * | 2004-08-09 | 2006-02-16 | Renesas Technology Corp | 半導体装置およびその製造方法 |
Also Published As
Publication number | Publication date |
---|---|
US7732311B2 (en) | 2010-06-08 |
JP5445895B2 (ja) | 2014-03-19 |
US20090004800A1 (en) | 2009-01-01 |
KR100846097B1 (ko) | 2008-07-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4313065B2 (ja) | シリコンゲルマニウムゲートを利用した半導体素子及びその製造方法 | |
KR100839359B1 (ko) | 피모스 트랜지스터 제조 방법 및 상보형 모스 트랜지스터제조 방법 | |
JPH10178104A (ja) | Cmosfet製造方法 | |
JPH09181307A (ja) | 半導体装置及びその製造方法 | |
KR100861835B1 (ko) | 듀얼 게이트 cmos형 반도체 소자의 제조 방법 | |
KR100837555B1 (ko) | 반도체 소자 및 그 제조 방법 | |
JP4846167B2 (ja) | 半導体装置の製造方法 | |
US8247873B2 (en) | Semiconductor device and method for manufacturing the same | |
JP4810832B2 (ja) | 半導体装置の製造方法 | |
JP4818499B2 (ja) | 半導体装置の製造方法 | |
JP5445895B2 (ja) | 半導体素子の製造方法 | |
JP4746332B2 (ja) | 半導体装置の製造方法 | |
US7785945B2 (en) | Method for fabricating PMOS transistor | |
JP4186247B2 (ja) | 半導体装置の製造方法および導電性シリコン膜の形成方法 | |
KR20010002286A (ko) | 반도체소자의 제조방법 | |
KR100588784B1 (ko) | 반도체 소자 제조방법 | |
KR101051954B1 (ko) | 반도체 소자의 트랜지스터 형성방법 | |
KR100503743B1 (ko) | 반도체 소자 제조 방법 | |
US20080124879A1 (en) | Method for Fabricating Semiconductor Device | |
KR100546812B1 (ko) | 반도체 소자 제조방법 | |
KR100609235B1 (ko) | 반도체 소자의 제조 방법 | |
KR100657754B1 (ko) | 반도체 소자의 얇은 접합 제조 방법 | |
TW200836296A (en) | Method of forming strained CMOS transistor | |
KR20060077160A (ko) | 반도체 소자의 트랜지스터 제조 방법 | |
JP2004014779A (ja) | 半導体装置および半導体装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110620 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20110620 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120518 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20130222 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130226 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130521 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20130618 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20131018 |
|
A911 | Transfer of reconsideration by examiner before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20131108 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20131203 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20131212 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
LAPS | Cancellation because of no payment of annual fees |