JP2008527743A5 - - Google Patents

Download PDF

Info

Publication number
JP2008527743A5
JP2008527743A5 JP2007551329A JP2007551329A JP2008527743A5 JP 2008527743 A5 JP2008527743 A5 JP 2008527743A5 JP 2007551329 A JP2007551329 A JP 2007551329A JP 2007551329 A JP2007551329 A JP 2007551329A JP 2008527743 A5 JP2008527743 A5 JP 2008527743A5
Authority
JP
Japan
Prior art keywords
layer
high temperature
silicon material
silicide
temperature process
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2007551329A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008527743A (ja
Filing date
Publication date
Priority claimed from US10/905,629 external-priority patent/US7105440B2/en
Application filed filed Critical
Publication of JP2008527743A publication Critical patent/JP2008527743A/ja
Publication of JP2008527743A5 publication Critical patent/JP2008527743A5/ja
Pending legal-status Critical Current

Links

JP2007551329A 2005-01-13 2006-01-10 Cmosデバイスの自己形成金属シリサイド化ゲート Pending JP2008527743A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/905,629 US7105440B2 (en) 2005-01-13 2005-01-13 Self-forming metal silicide gate for CMOS devices
PCT/US2006/000838 WO2006076373A1 (en) 2005-01-13 2006-01-10 Self-forming metal silicide gate for cmos devices

Publications (2)

Publication Number Publication Date
JP2008527743A JP2008527743A (ja) 2008-07-24
JP2008527743A5 true JP2008527743A5 (enExample) 2008-12-04

Family

ID=36653783

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007551329A Pending JP2008527743A (ja) 2005-01-13 2006-01-10 Cmosデバイスの自己形成金属シリサイド化ゲート

Country Status (7)

Country Link
US (1) US7105440B2 (enExample)
EP (1) EP1856725A4 (enExample)
JP (1) JP2008527743A (enExample)
KR (1) KR20070095933A (enExample)
CN (1) CN100505187C (enExample)
TW (1) TW200636920A (enExample)
WO (1) WO2006076373A1 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4784734B2 (ja) * 2005-09-12 2011-10-05 日本電気株式会社 半導体装置及びその製造方法
US7687396B2 (en) * 2006-12-29 2010-03-30 Texas Instruments Incorporated Method of forming silicided gates using buried metal layers
KR100852212B1 (ko) 2007-06-12 2008-08-13 삼성전자주식회사 반도체 소자 및 이를 형성하는 방법
US7615831B2 (en) * 2007-10-26 2009-11-10 International Business Machines Corporation Structure and method for fabricating self-aligned metal contacts
US7964923B2 (en) 2008-01-07 2011-06-21 International Business Machines Corporation Structure and method of creating entirely self-aligned metallic contacts
US8765603B2 (en) * 2011-08-01 2014-07-01 Taiwan Semiconductor Manufacturing Company, Ltd. Method of forming a buffer layer
US9165826B2 (en) 2011-08-01 2015-10-20 Taiwan Semiconductor Manufacturing Company, Ltd. Method of forming a semiconductor device comprising titanium silicon oxynitride

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR950003233B1 (ko) * 1992-05-30 1995-04-06 삼성전자 주식회사 이중층 실리사이드 구조를 갖는 반도체 장치 및 그 제조방법
JPH06244136A (ja) * 1992-12-25 1994-09-02 Hitachi Ltd 半導体装置及びその製造方法
US5444302A (en) * 1992-12-25 1995-08-22 Hitachi, Ltd. Semiconductor device including multi-layer conductive thin film of polycrystalline material
JPH1117182A (ja) * 1997-06-26 1999-01-22 Sony Corp 半導体装置およびその製造方法
JPH11135789A (ja) * 1997-10-31 1999-05-21 Nippon Steel Corp 半導体装置およびその製造方法
CN1222754A (zh) * 1997-12-19 1999-07-14 西门子公司 在硅化物膜上进行化学汽相淀积的方法和设备
JP2000252462A (ja) * 1999-03-01 2000-09-14 Toshiba Corp Mis型半導体装置及びその製造方法
US6562718B1 (en) * 2000-12-06 2003-05-13 Advanced Micro Devices, Inc. Process for forming fully silicided gates
US6555453B1 (en) * 2001-01-31 2003-04-29 Advanced Micro Devices, Inc. Fully nickel silicided metal gate with shallow junction formed
US6878623B2 (en) * 2001-02-01 2005-04-12 Chartered Semiconductor Manufacturing Ltd. Technique to achieve thick silicide film for ultra-shallow junctions
US7029966B2 (en) * 2003-09-18 2006-04-18 International Business Machines Corporation Process options of forming silicided metal gates for advanced CMOS devices

Similar Documents

Publication Publication Date Title
JP2009506549A5 (enExample)
JP2006516174A5 (enExample)
US7601577B2 (en) Work function control of metals
JP2008522443A5 (enExample)
JP2007536736A5 (enExample)
JP2005086157A5 (enExample)
JP2008506253A5 (enExample)
JP2008522444A5 (enExample)
JP2006524431A5 (enExample)
JP2008177546A5 (enExample)
CN1976006A (zh) 形成半导体结构的方法
US7842612B2 (en) Selective formation of a compound comprising a semi-conducting material and a metallic material in a substrate through a germanium oxide layer
US7569482B2 (en) Method for the selective removal of an unsilicided metal
JP2008527743A5 (enExample)
JP2010502025A5 (enExample)
TW200636920A (en) Self-forming metal silicide gate for CMOS devices
US20060128125A1 (en) Gate Electrodes and the Formation Thereof
CN103165454B (zh) 半导体器件及其制造方法
US7214988B2 (en) Metal oxide semiconductor transistor
WO2008118840A3 (en) Method of manufacturing metal silicide contacts
JP2008218876A5 (enExample)
JP2007141903A5 (enExample)
KR100414025B1 (ko) 반도체 소자의 실리사이드 형성 방법
JP2006196610A5 (enExample)
CN111162040A (zh) 一种半导体器件的制造方法