TW200636920A - Self-forming metal silicide gate for CMOS devices - Google Patents

Self-forming metal silicide gate for CMOS devices

Info

Publication number
TW200636920A
TW200636920A TW095100297A TW95100297A TW200636920A TW 200636920 A TW200636920 A TW 200636920A TW 095100297 A TW095100297 A TW 095100297A TW 95100297 A TW95100297 A TW 95100297A TW 200636920 A TW200636920 A TW 200636920A
Authority
TW
Taiwan
Prior art keywords
layer
silicon
silicide
metal
self
Prior art date
Application number
TW095100297A
Other languages
English (en)
Chinese (zh)
Inventor
Zhi-Jiong Luo
Sunfei Fang
hui-long Zhu
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of TW200636920A publication Critical patent/TW200636920A/zh

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/60Electrodes characterised by their materials
    • H10D64/66Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/667Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of alloy material, compound material or organic material contacting the insulator, e.g. TiN workfunction layers
    • H10D64/668Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of alloy material, compound material or organic material contacting the insulator, e.g. TiN workfunction layers the layer being a silicide, e.g. TiSi2
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28017Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28097Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being a metallic silicide
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0212Manufacture or treatment of FETs having insulated gates [IGFET] using self-aligned silicidation
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/601Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs 
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0172Manufacturing their gate conductors
    • H10D84/0174Manufacturing their gate conductors the gate conductors being silicided
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/02Manufacture or treatment characterised by using material-based technologies
    • H10D84/03Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Thin Film Transistor (AREA)
TW095100297A 2005-01-13 2006-01-04 Self-forming metal silicide gate for CMOS devices TW200636920A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/905,629 US7105440B2 (en) 2005-01-13 2005-01-13 Self-forming metal silicide gate for CMOS devices

Publications (1)

Publication Number Publication Date
TW200636920A true TW200636920A (en) 2006-10-16

Family

ID=36653783

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095100297A TW200636920A (en) 2005-01-13 2006-01-04 Self-forming metal silicide gate for CMOS devices

Country Status (7)

Country Link
US (1) US7105440B2 (enExample)
EP (1) EP1856725A4 (enExample)
JP (1) JP2008527743A (enExample)
KR (1) KR20070095933A (enExample)
CN (1) CN100505187C (enExample)
TW (1) TW200636920A (enExample)
WO (1) WO2006076373A1 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4784734B2 (ja) * 2005-09-12 2011-10-05 日本電気株式会社 半導体装置及びその製造方法
US7687396B2 (en) * 2006-12-29 2010-03-30 Texas Instruments Incorporated Method of forming silicided gates using buried metal layers
KR100852212B1 (ko) 2007-06-12 2008-08-13 삼성전자주식회사 반도체 소자 및 이를 형성하는 방법
US7615831B2 (en) * 2007-10-26 2009-11-10 International Business Machines Corporation Structure and method for fabricating self-aligned metal contacts
US7964923B2 (en) * 2008-01-07 2011-06-21 International Business Machines Corporation Structure and method of creating entirely self-aligned metallic contacts
US9165826B2 (en) 2011-08-01 2015-10-20 Taiwan Semiconductor Manufacturing Company, Ltd. Method of forming a semiconductor device comprising titanium silicon oxynitride
US8765603B2 (en) * 2011-08-01 2014-07-01 Taiwan Semiconductor Manufacturing Company, Ltd. Method of forming a buffer layer

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR950003233B1 (ko) * 1992-05-30 1995-04-06 삼성전자 주식회사 이중층 실리사이드 구조를 갖는 반도체 장치 및 그 제조방법
JPH06244136A (ja) * 1992-12-25 1994-09-02 Hitachi Ltd 半導体装置及びその製造方法
US5444302A (en) * 1992-12-25 1995-08-22 Hitachi, Ltd. Semiconductor device including multi-layer conductive thin film of polycrystalline material
JPH1117182A (ja) * 1997-06-26 1999-01-22 Sony Corp 半導体装置およびその製造方法
JPH11135789A (ja) * 1997-10-31 1999-05-21 Nippon Steel Corp 半導体装置およびその製造方法
CN1222754A (zh) * 1997-12-19 1999-07-14 西门子公司 在硅化物膜上进行化学汽相淀积的方法和设备
JP2000252462A (ja) * 1999-03-01 2000-09-14 Toshiba Corp Mis型半導体装置及びその製造方法
US6562718B1 (en) * 2000-12-06 2003-05-13 Advanced Micro Devices, Inc. Process for forming fully silicided gates
US6555453B1 (en) * 2001-01-31 2003-04-29 Advanced Micro Devices, Inc. Fully nickel silicided metal gate with shallow junction formed
US6878623B2 (en) * 2001-02-01 2005-04-12 Chartered Semiconductor Manufacturing Ltd. Technique to achieve thick silicide film for ultra-shallow junctions
US7029966B2 (en) * 2003-09-18 2006-04-18 International Business Machines Corporation Process options of forming silicided metal gates for advanced CMOS devices

Also Published As

Publication number Publication date
JP2008527743A (ja) 2008-07-24
WO2006076373A1 (en) 2006-07-20
CN100505187C (zh) 2009-06-24
CN101080811A (zh) 2007-11-28
EP1856725A4 (en) 2009-01-14
KR20070095933A (ko) 2007-10-01
EP1856725A1 (en) 2007-11-21
US20060154413A1 (en) 2006-07-13
US7105440B2 (en) 2006-09-12

Similar Documents

Publication Publication Date Title
US7145208B2 (en) MOS transistor having a work-function-dominating layer
WO2008106413A3 (en) Formation of fully silicided gate with oxide barrier on the source/drain silicide regions
US8492854B1 (en) Integrated circuit having raised source drains devices with reduced silicide contact resistance and methods to fabricate same
US7504336B2 (en) Methods for forming CMOS devices with intrinsically stressed metal silicide layers
US20110169085A1 (en) METAL GATE STRESS FILM FOR MOBILITY ENHANCEMENT IN FinFET DEVICE
WO2006115894A3 (en) Using metal/metal nitride bilayers as gate electrodes in self-aligned aggressively scaled cmos devices
JP2009506549A5 (enExample)
JP2004158593A5 (enExample)
TW200514199A (en) Dual fully-silicided gate MOSFETS
DE602004024490D1 (de) Herstellungsverfahren für Halbleiterbauelemente mit silizidierten Elektroden
WO2008027473A3 (en) A transistor having a locally provided metal silicide region in contact areas and a method of forming the transistor
ATE465515T1 (de) Verfahren zur herstellung vollsilicidierter dual- gates und mit diesem verfahren erhältliche halbleiterbauelemente
GB2433839A (en) A method for making a semiconductor device with a high-k gate dielectric layer and silicide gate electrode
WO2006060574A3 (en) Method for forming self-aligned dual fully silicided gates in cmos devices
JP2008522443A5 (enExample)
WO2007005145A3 (en) Ultrathin-body schottky contact mosfet
TW200512882A (en) Method and apparatus for fabricating CMOS field effect transistors
US9202697B2 (en) Forming a gate by depositing a thin barrier layer on a titanium nitride cap
US20100164001A1 (en) Implant process for blocked salicide poly resistor and structures formed thereby
TW200636920A (en) Self-forming metal silicide gate for CMOS devices
TW200707592A (en) Manufacturing method of semiconductor device and semiconductor device
TW200737357A (en) Semiconductor structure and method of fabricating thereof
JP2008527743A5 (enExample)
CN101523609B (zh) 半导体器件及其制造方法
EP1724828A3 (en) Method for forming dual fully silicided gates and devices obtained thereby