JP2008514001A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2008514001A5 JP2008514001A5 JP2007532343A JP2007532343A JP2008514001A5 JP 2008514001 A5 JP2008514001 A5 JP 2008514001A5 JP 2007532343 A JP2007532343 A JP 2007532343A JP 2007532343 A JP2007532343 A JP 2007532343A JP 2008514001 A5 JP2008514001 A5 JP 2008514001A5
- Authority
- JP
- Japan
- Prior art keywords
- metal layer
- forming
- etching
- layer
- metal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/943,383 US7208424B2 (en) | 2004-09-17 | 2004-09-17 | Method of forming a semiconductor device having a metal layer |
| US10/943,383 | 2004-09-17 | ||
| PCT/US2005/029772 WO2006033746A2 (en) | 2004-09-17 | 2005-08-23 | Method of forming a semiconductor device having a metal layer |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2008514001A JP2008514001A (ja) | 2008-05-01 |
| JP2008514001A5 true JP2008514001A5 (enExample) | 2008-10-09 |
| JP4891906B2 JP4891906B2 (ja) | 2012-03-07 |
Family
ID=36074612
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2007532343A Expired - Fee Related JP4891906B2 (ja) | 2004-09-17 | 2005-08-23 | 金属層を有する半導体素子の形成方法 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US7208424B2 (enExample) |
| JP (1) | JP4891906B2 (enExample) |
| KR (1) | KR20070057844A (enExample) |
| WO (1) | WO2006033746A2 (enExample) |
Families Citing this family (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7354847B2 (en) * | 2004-01-26 | 2008-04-08 | Taiwan Semiconductor Manufacturing Company | Method of trimming technology |
| KR100562657B1 (ko) * | 2004-12-29 | 2006-03-20 | 주식회사 하이닉스반도체 | 리세스게이트 및 그를 구비한 반도체장치의 제조 방법 |
| US7435681B2 (en) * | 2006-05-09 | 2008-10-14 | Macronix International Co., Ltd. | Methods of etching stacks having metal layers and hard mask layers |
| JP5578389B2 (ja) * | 2006-05-16 | 2014-08-27 | Nltテクノロジー株式会社 | 積層膜パターン形成方法及びゲート電極形成方法 |
| US7655550B2 (en) * | 2006-06-30 | 2010-02-02 | Freescale Semiconductor, Inc. | Method of making metal gate transistors |
| US8394724B2 (en) * | 2006-08-31 | 2013-03-12 | Globalfoundries Singapore Pte. Ltd. | Processing with reduced line end shortening ratio |
| US7977218B2 (en) * | 2006-12-26 | 2011-07-12 | Spansion Llc | Thin oxide dummy tiling as charge protection |
| US20080237751A1 (en) * | 2007-03-30 | 2008-10-02 | Uday Shah | CMOS Structure and method of manufacturing same |
| JP5248063B2 (ja) * | 2007-08-30 | 2013-07-31 | 株式会社日立ハイテクノロジーズ | 半導体素子加工方法 |
| US8168542B2 (en) * | 2008-01-03 | 2012-05-01 | International Business Machines Corporation | Methods of forming tubular objects |
| US8012811B2 (en) * | 2008-01-03 | 2011-09-06 | International Business Machines Corporation | Methods of forming features in integrated circuits |
| JP5579374B2 (ja) * | 2008-07-16 | 2014-08-27 | 株式会社日立ハイテクノロジーズ | 半導体加工方法 |
| JP5042162B2 (ja) * | 2008-08-12 | 2012-10-03 | 株式会社日立ハイテクノロジーズ | 半導体加工方法 |
| JP5210915B2 (ja) * | 2009-02-09 | 2013-06-12 | 株式会社東芝 | 半導体装置の製造方法 |
| JP5250476B2 (ja) * | 2009-05-11 | 2013-07-31 | 株式会社日立ハイテクノロジーズ | ドライエッチング方法 |
| KR20110042614A (ko) | 2009-10-19 | 2011-04-27 | 삼성전자주식회사 | 반도체 소자 및 그 형성방법 |
| US10438909B2 (en) | 2016-02-12 | 2019-10-08 | Globalfoundries Singapore Pte. Ltd. | Reliable passivation for integrated circuits |
| US10685849B1 (en) | 2019-05-01 | 2020-06-16 | Applied Materials, Inc. | Damage free metal conductor formation |
| CN115954271A (zh) * | 2023-02-17 | 2023-04-11 | 安徽光智科技有限公司 | 金属层-介质层复合膜层的刻蚀方法 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5948703A (en) | 1998-06-08 | 1999-09-07 | Advanced Micro Devices, Inc. | Method of soft-landing gate etching to prevent gate oxide damage |
| US6492277B1 (en) * | 1999-09-10 | 2002-12-10 | Hitachi, Ltd. | Specimen surface processing method and apparatus |
| JP3705977B2 (ja) * | 1999-12-03 | 2005-10-12 | 松下電器産業株式会社 | ゲート電極の形成方法 |
| US6794229B2 (en) * | 2000-04-28 | 2004-09-21 | Semiconductor Energy Laboratory Co., Ltd. | Manufacturing method for semiconductor device |
| US6423644B1 (en) * | 2000-07-12 | 2002-07-23 | Applied Materials, Inc. | Method of etching tungsten or tungsten nitride electrode gates in semiconductor structures |
| JP3760843B2 (ja) * | 2001-11-16 | 2006-03-29 | 三菱電機株式会社 | 半導体装置の製造方法 |
| US6933243B2 (en) | 2002-02-06 | 2005-08-23 | Applied Materials, Inc. | High selectivity and residue free process for metal on thin dielectric gate etch application |
| JP3646718B2 (ja) * | 2002-10-04 | 2005-05-11 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
| JP2005285809A (ja) * | 2004-03-26 | 2005-10-13 | Sony Corp | 半導体装置およびその製造方法 |
-
2004
- 2004-09-17 US US10/943,383 patent/US7208424B2/en not_active Expired - Fee Related
-
2005
- 2005-08-23 KR KR1020077006284A patent/KR20070057844A/ko not_active Withdrawn
- 2005-08-23 JP JP2007532343A patent/JP4891906B2/ja not_active Expired - Fee Related
- 2005-08-23 WO PCT/US2005/029772 patent/WO2006033746A2/en not_active Ceased
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2008514001A5 (enExample) | ||
| CN101878521B (zh) | 向半导体衬底的硅中蚀刻沟道的方法、在半导体衬底的硅中形成沟道隔离的方法及形成多个二极管的方法 | |
| JP2012023356A5 (enExample) | ||
| JP2005276930A5 (enExample) | ||
| WO2006033746A3 (en) | Method of forming a semiconductor device having a metal layer | |
| JP2004014875A5 (enExample) | ||
| JP2002535847A5 (enExample) | ||
| CN106158725A (zh) | 半导体结构的形成方法 | |
| JP2007158250A5 (enExample) | ||
| CN107017203A (zh) | 半导体元件的制造方法 | |
| US20110275211A1 (en) | Methods of Etching Nanodots, Methods of Removing Nanodots From Substrates, Methods of Fabricating Integrated Circuit Devices, Methods of Etching a Layer Comprising a Late Transition Metal, and Methods of Removing a Layer Comprising a Late Transition Metal From a Substrate | |
| CN106373993B (zh) | 晶体管的形成方法 | |
| WO2005083795A8 (ja) | 半導体装置の製造方法及びプラズマ酸化処理方法 | |
| TWI471904B (zh) | 在製造一半導體裝置期間使用之方法、用於形成非對稱半導體裝置特徵之方法及包括該半導體裝置之結構 | |
| CN104183478A (zh) | 一种半导体器件的制造方法 | |
| CN102569174B (zh) | 具有超低电介质常数介电质的集成电路系统及其制造方法 | |
| CN102760653B (zh) | 金属栅极的形成方法 | |
| CN101866876B (zh) | 接触孔的制作工艺 | |
| CN104701262B (zh) | 一种半导体器件的形成方法 | |
| CN106328693B (zh) | 显示面板 | |
| CN103094476B (zh) | 相变合金材料的无损刻蚀方法 | |
| JP2006332603A5 (enExample) | ||
| CN110350029B (zh) | 晶体管及其制造方法 | |
| CN101783296B (zh) | 栅极侧壁层的形成方法 | |
| TW201541522A (zh) | 半導體裝置,接觸之形成方法 |