JP2006508481A5 - - Google Patents

Download PDF

Info

Publication number
JP2006508481A5
JP2006508481A5 JP2004517525A JP2004517525A JP2006508481A5 JP 2006508481 A5 JP2006508481 A5 JP 2006508481A5 JP 2004517525 A JP2004517525 A JP 2004517525A JP 2004517525 A JP2004517525 A JP 2004517525A JP 2006508481 A5 JP2006508481 A5 JP 2006508481A5
Authority
JP
Japan
Prior art keywords
read
bit lines
memory cells
random access
predetermined
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2004517525A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006508481A (ja
Filing date
Publication date
Priority claimed from US10/185,868 external-priority patent/US6903964B2/en
Application filed filed Critical
Publication of JP2006508481A publication Critical patent/JP2006508481A/ja
Publication of JP2006508481A5 publication Critical patent/JP2006508481A5/ja
Pending legal-status Critical Current

Links

JP2004517525A 2002-06-28 2003-04-29 電気的に絶縁された読み出し及び書き込み回路を有するｍｒａｍアーキテクチャ Pending JP2006508481A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/185,868 US6903964B2 (en) 2002-06-28 2002-06-28 MRAM architecture with electrically isolated read and write circuitry
PCT/US2003/013094 WO2004003921A2 (en) 2002-06-28 2003-04-29 Mram architecture with electrically isolated read write circuitry

Publications (2)

Publication Number Publication Date
JP2006508481A JP2006508481A (ja) 2006-03-09
JP2006508481A5 true JP2006508481A5 (enExample) 2006-06-22

Family

ID=29779755

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004517525A Pending JP2006508481A (ja) 2002-06-28 2003-04-29 電気的に絶縁された読み出し及び書き込み回路を有するｍｒａｍアーキテクチャ

Country Status (10)

Country Link
US (2) US6903964B2 (enExample)
EP (1) EP1573743B1 (enExample)
JP (1) JP2006508481A (enExample)
KR (1) KR20050009763A (enExample)
CN (1) CN100437818C (enExample)
AT (1) ATE416460T1 (enExample)
AU (1) AU2003228725A1 (enExample)
DE (1) DE60325089D1 (enExample)
TW (1) TWI310552B (enExample)
WO (1) WO2004003921A2 (enExample)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002230965A (ja) * 2001-01-24 2002-08-16 Internatl Business Mach Corp <Ibm> 不揮発性メモリ装置
KR100548997B1 (ko) * 2003-08-12 2006-02-02 삼성전자주식회사 다층박막구조의 자유층을 갖는 자기터널 접합 구조체들 및이를 채택하는 자기 램 셀들
US7209383B2 (en) * 2004-06-16 2007-04-24 Stmicroelectronics, Inc. Magnetic random access memory array having bit/word lines for shared write select and read operations
JP4874658B2 (ja) * 2005-02-04 2012-02-15 株式会社東芝 不揮発性半導体記憶装置
JP2006294179A (ja) * 2005-04-14 2006-10-26 Renesas Technology Corp 不揮発性記憶装置
US7652494B2 (en) * 2005-07-01 2010-01-26 Apple Inc. Operating an integrated circuit at a minimum supply voltage
US7276925B2 (en) * 2005-07-01 2007-10-02 P.A. Semi, Inc. Operating an integrated circuit at a minimum supply voltage
WO2007049353A1 (ja) * 2005-10-28 2007-05-03 Fujitsu Limited 磁気メモリ装置及びその書き込み方法
US8072792B2 (en) * 2008-02-15 2011-12-06 Qimonda Ag Integrated circuit with resistive memory cells and method for manufacturing same
WO2010041632A1 (ja) * 2008-10-06 2010-04-15 株式会社日立製作所 半導体装置
US7915910B2 (en) * 2009-01-28 2011-03-29 Apple Inc. Dynamic voltage and frequency management
US8519495B2 (en) * 2009-02-17 2013-08-27 Seagate Technology Llc Single line MRAM
US8111544B2 (en) * 2009-02-23 2012-02-07 Taiwan Semiconductor Manufacturing Company, Ltd. Programming MRAM cells using probability write
US8363460B2 (en) * 2010-04-07 2013-01-29 Avalanche Technology, Inc. Method and apparatus for programming a magnetic tunnel junction (MTJ)
CN103456356A (zh) 2012-05-31 2013-12-18 三星电子株式会社 半导体存储器装置和相关的操作方法
KR20140067254A (ko) 2012-11-26 2014-06-05 삼성전자주식회사 메모리 시스템과 이의 동작 방법
US9524767B2 (en) 2013-06-21 2016-12-20 Carnegie Mellon University Bitcell wth magnetic switching elements
KR102645776B1 (ko) * 2016-11-18 2024-03-11 에스케이하이닉스 주식회사 저항성 메모리 장치, 이를 위한 리드 회로 및 방법
JP6276447B1 (ja) * 2017-03-24 2018-02-07 株式会社フローディア 不揮発性半導体記憶装置
JP2020155179A (ja) * 2019-03-20 2020-09-24 キオクシア株式会社 半導体記憶装置
JP2021044041A (ja) * 2019-09-12 2021-03-18 キオクシア株式会社 半導体記憶装置

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US123281A (en) * 1872-01-30 Improvement in harness-buckles
JPS58220293A (ja) * 1982-06-15 1983-12-21 Nec Corp 記憶装置
JPH08194679A (ja) * 1995-01-19 1996-07-30 Texas Instr Japan Ltd ディジタル信号処理方法及び装置並びにメモリセル読出し方法
US6246083B1 (en) * 1998-02-24 2001-06-12 Micron Technology, Inc. Vertical gain cell and array for a dynamic random access memory
US6246386B1 (en) * 1998-06-18 2001-06-12 Agilent Technologies, Inc. Integrated micro-display system
US5946227A (en) 1998-07-20 1999-08-31 Motorola, Inc. Magnetoresistive random access memory with shared word and digit lines
US6111781A (en) 1998-08-03 2000-08-29 Motorola, Inc. Magnetic random access memory array divided into a plurality of memory banks
US6391483B1 (en) * 1999-03-30 2002-05-21 Carnegie Mellon University Magnetic device and method of forming same
KR100366702B1 (ko) * 2000-02-03 2003-01-08 삼성전자 주식회사 쓰기 및 읽기 회로를 갖는 자기 터널 접합 소자를 이용한자기 랜덤 액세스 메모리
US6185143B1 (en) 2000-02-04 2001-02-06 Hewlett-Packard Company Magnetic random access memory (MRAM) device including differential sense amplifiers
US6191989B1 (en) 2000-03-07 2001-02-20 International Business Machines Corporation Current sensing amplifier
KR100365296B1 (ko) * 2000-08-01 2002-12-18 한국과학기술연구원 비파괴 판독형 비휘발성 강유전체 메모리의 구동 회로
US6272041B1 (en) 2000-08-28 2001-08-07 Motorola, Inc. MTJ MRAM parallel-parallel architecture
KR100451096B1 (ko) * 2000-09-19 2004-10-02 엔이씨 일렉트로닉스 가부시키가이샤 자기메모리셀어레이를 갖는 비휘발성 반도체메모리장치
JP4656720B2 (ja) * 2000-09-25 2011-03-23 ルネサスエレクトロニクス株式会社 薄膜磁性体記憶装置
US6335890B1 (en) 2000-11-01 2002-01-01 International Business Machines Corporation Segmented write line architecture for writing magnetic random access memories
KR100380347B1 (ko) * 2000-11-21 2003-04-11 삼성전자주식회사 반도체 메모리 장치 및 이 장치의 데이터 리드 방법
JP3812805B2 (ja) * 2001-01-16 2006-08-23 日本電気株式会社 トンネル磁気抵抗素子を利用した半導体記憶装置
JP2002230965A (ja) * 2001-01-24 2002-08-16 Internatl Business Mach Corp <Ibm> 不揮発性メモリ装置
US6743681B2 (en) * 2001-11-09 2004-06-01 Micron Technology, Inc. Methods of Fabricating Gate and Storage Dielectric Stacks having Silicon-Rich-Nitride
US6795334B2 (en) * 2001-12-21 2004-09-21 Kabushiki Kaisha Toshiba Magnetic random access memory
US6839269B2 (en) 2001-12-28 2005-01-04 Kabushiki Kaisha Toshiba Magnetic random access memory
US6498747B1 (en) * 2002-02-08 2002-12-24 Infineon Technologies Ag Magnetoresistive random access memory (MRAM) cross-point array with reduced parasitic effects

Similar Documents

Publication Publication Date Title
JP2006508481A5 (enExample)
US6856572B2 (en) Multi-headed decoder structure utilizing memory array line driver with dual purpose driver device
US7948784B2 (en) Semiconductor memory device having vertical transistors
US9087572B2 (en) Content addressable memory
CN103548086B (zh) 半导体存储装置
KR102224973B1 (ko) 저항 변화형 랜덤 액세스 메모리
JP2004525473A5 (enExample)
JP2005260014A5 (enExample)
KR20200032922A (ko) 페리-언더-셀 구조의 메모리 장치
TW200534280A (en) Electronic memory with tri-level cell pair
US9153625B2 (en) Non-volatile semiconductor memory device
US6667896B2 (en) Grouped plate line drive architecture and method
US7352619B2 (en) Electronic memory with binary storage elements
US20070103964A1 (en) Resistive memory devices including selected reference memory cells and methods of operating the same
US11189341B2 (en) Memory device with fly word line
WO2007137055A2 (en) High density magnetic memory cell layout for spin transfer torque magnetic memories utilizing donut shaped transistors
JP7527875B2 (ja) 半導体記憶装置
CN1979683B (zh) 非易失性半导体存储器
CN106251892B (zh) 大容量存储器
TWI292151B (en) Half density rom embedded dram
JP2002198499A5 (enExample)
US11049549B2 (en) Decoder structure including array of decoder cells organized into different rows
CN111354403A (zh) 读取存储器的存储器单元
KR101016958B1 (ko) 멀티 포트 상변화 메모리 장치
CN111028876B (zh) 实现双方向并行数据读取的非挥发存储阵列