JP2006344929A5 - - Google Patents

Download PDF

Info

Publication number
JP2006344929A5
JP2006344929A5 JP2006092049A JP2006092049A JP2006344929A5 JP 2006344929 A5 JP2006344929 A5 JP 2006344929A5 JP 2006092049 A JP2006092049 A JP 2006092049A JP 2006092049 A JP2006092049 A JP 2006092049A JP 2006344929 A5 JP2006344929 A5 JP 2006344929A5
Authority
JP
Japan
Prior art keywords
layer
hard mask
upper electrode
ferroelectric
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2006092049A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006344929A (ja
Filing date
Publication date
Priority claimed from KR1020050048531A external-priority patent/KR100725451B1/ko
Application filed filed Critical
Publication of JP2006344929A publication Critical patent/JP2006344929A/ja
Publication of JP2006344929A5 publication Critical patent/JP2006344929A5/ja
Withdrawn legal-status Critical Current

Links

JP2006092049A 2005-06-07 2006-03-29 強誘電体キャパシタの製造方法及びこれを利用した半導体装置の製造方法 Withdrawn JP2006344929A (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020050048531A KR100725451B1 (ko) 2005-06-07 2005-06-07 강유전체 캐패시터의 제조 방법 및 이를 이용한 반도체장치의 제조 방법

Publications (2)

Publication Number Publication Date
JP2006344929A JP2006344929A (ja) 2006-12-21
JP2006344929A5 true JP2006344929A5 (enExample) 2009-04-16

Family

ID=37493308

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006092049A Withdrawn JP2006344929A (ja) 2005-06-07 2006-03-29 強誘電体キャパシタの製造方法及びこれを利用した半導体装置の製造方法

Country Status (3)

Country Link
US (1) US20060273366A1 (enExample)
JP (1) JP2006344929A (enExample)
KR (1) KR100725451B1 (enExample)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100456829B1 (ko) * 2002-06-17 2004-11-10 삼성전자주식회사 듀얼다마신공정에 적합한 엠아이엠 캐패시터 및 그의제조방법
JP4596167B2 (ja) * 2006-02-24 2010-12-08 セイコーエプソン株式会社 キャパシタの製造方法
JP5028829B2 (ja) * 2006-03-09 2012-09-19 セイコーエプソン株式会社 強誘電体メモリ装置の製造方法
KR100763559B1 (ko) * 2006-07-18 2007-10-04 삼성전자주식회사 강유전체막의 형성 방법 및 이를 이용한 강유전체캐패시터의 제조 방법
US7582549B2 (en) 2006-08-25 2009-09-01 Micron Technology, Inc. Atomic layer deposited barium strontium titanium oxide films
US7833914B2 (en) * 2007-04-27 2010-11-16 Micron Technology, Inc. Capacitors and methods with praseodymium oxide insulators
US8154850B2 (en) * 2007-05-11 2012-04-10 Paratek Microwave, Inc. Systems and methods for a thin film capacitor having a composite high-k thin film stack
US10115527B2 (en) 2015-03-09 2018-10-30 Blackberry Limited Thin film dielectric stack
US10297658B2 (en) 2016-06-16 2019-05-21 Blackberry Limited Method and apparatus for a thin film dielectric stack
US10950444B2 (en) * 2018-01-30 2021-03-16 Tokyo Electron Limited Metal hard mask layers for processing of microelectronic workpieces
US11183398B2 (en) * 2018-08-10 2021-11-23 Tokyo Electron Limited Ruthenium hard mask process
JP7066585B2 (ja) * 2018-09-19 2022-05-13 キオクシア株式会社 記憶装置
JP7310146B2 (ja) * 2019-01-16 2023-07-19 東京エレクトロン株式会社 ハードマスク付き半導体デバイスの製造用の基板及び半導体デバイスの製造方法
US20200286685A1 (en) * 2019-03-06 2020-09-10 Intel Corporation Capacitor with epitaxial strain engineering
US11532439B2 (en) * 2019-03-07 2022-12-20 Intel Corporation Ultra-dense ferroelectric memory with self-aligned patterning
US20220415651A1 (en) * 2021-06-29 2022-12-29 Applied Materials, Inc. Methods Of Forming Memory Device With Reduced Resistivity

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000040800A (ja) * 1998-07-24 2000-02-08 Sharp Corp 強誘電体記憶素子及びその製造方法
US6674633B2 (en) * 2001-02-28 2004-01-06 Fujitsu Limited Process for producing a strontium ruthenium oxide protective layer on a top electrode
US6495413B2 (en) * 2001-02-28 2002-12-17 Ramtron International Corporation Structure for masking integrated capacitors of particular utility for ferroelectric memory integrated circuits
KR20030002095A (ko) * 2001-06-30 2003-01-08 주식회사 하이닉스반도체 강유전체 메모리 소자의 캐패시터 제조 방법
JP4014902B2 (ja) * 2002-03-15 2007-11-28 富士通株式会社 半導体装置の製造方法
KR100875647B1 (ko) * 2002-05-17 2008-12-24 주식회사 하이닉스반도체 반도체소자의 캐패시터 형성방법
KR100454255B1 (ko) * 2002-12-30 2004-10-26 주식회사 하이닉스반도체 하드마스크를 이용한 캐패시터의 제조 방법
US7250349B2 (en) * 2003-03-06 2007-07-31 Texas Instruments Incorporated Method for forming ferroelectric memory capacitor

Similar Documents

Publication Publication Date Title
JP2006344929A5 (enExample)
US6955992B2 (en) One mask PT/PCMO/PT stack etching process for RRAM applications
JP2005535119A5 (enExample)
US7466537B2 (en) Capacitor and its manufacturing method
JP2014199910A5 (enExample)
JP2009266952A (ja) デバイスの製造方法及び製造装置
US20080286449A1 (en) Template for Nano Imprint Lithography Process and Method of Manufacturing Semiconductor Device Using the Same
JP2006019729A (ja) 1層マスクエッチング方法
JP2002314044A5 (enExample)
JPH10507037A (ja) 再蒸着を用いた構造体の形成方法
JP2008502144A5 (enExample)
US20080026539A1 (en) Capacitance element manufacturing method and etching method
CN106876371A (zh) Mim电容的制造方法
TW200406817A (en) Semiconductor device and method of manufacturing the same
WO2004077541A3 (en) A method of etching ferroelectric devices
US9263330B2 (en) Semiconductor device, method for forming contact and method for etching continuous recess
TW200901379A (en) Semiconductor device and fabrication method thereof
CN119277765B (zh) 半导体结构及其制备方法
US7341955B2 (en) Method for fabricating semiconductor device
KR100234707B1 (ko) 캐패시터 및 그 제조방법
JP2000183305A5 (enExample)
JP2003174095A (ja) 容量素子の製造方法
TW200419730A (en) Method of patterning capacitors and capacitors made thereby
US20070012977A1 (en) Semiconductor device and method for forming the same
KR100230805B1 (ko) 루테늄 식각방법