JP2006148066A - ゲルマニウム・オン・インシュレータ(GeOI)型ウェーハの製造方法 - Google Patents
ゲルマニウム・オン・インシュレータ(GeOI)型ウェーハの製造方法 Download PDFInfo
- Publication number
- JP2006148066A JP2006148066A JP2005270906A JP2005270906A JP2006148066A JP 2006148066 A JP2006148066 A JP 2006148066A JP 2005270906 A JP2005270906 A JP 2005270906A JP 2005270906 A JP2005270906 A JP 2005270906A JP 2006148066 A JP2006148066 A JP 2006148066A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- germanium
- substrate
- source
- geo
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000012212 insulator Substances 0.000 title claims abstract description 21
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 21
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims abstract description 85
- 229910052732 germanium Inorganic materials 0.000 claims abstract description 80
- 239000000758 substrate Substances 0.000 claims abstract description 70
- 239000010410 layer Substances 0.000 claims description 114
- 238000000034 method Methods 0.000 claims description 40
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 18
- 239000002131 composite material Substances 0.000 claims description 17
- 229910004298 SiO 2 Inorganic materials 0.000 claims description 15
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 claims description 12
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 11
- 229910052710 silicon Inorganic materials 0.000 claims description 11
- 239000010703 silicon Substances 0.000 claims description 11
- 235000012239 silicon dioxide Nutrition 0.000 claims description 10
- 238000005121 nitriding Methods 0.000 claims description 9
- 150000002500 ions Chemical class 0.000 claims description 8
- 239000000377 silicon dioxide Substances 0.000 claims description 8
- 229910021529 ammonia Inorganic materials 0.000 claims description 6
- 238000002955 isolation Methods 0.000 claims description 6
- 238000000678 plasma activation Methods 0.000 claims description 6
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 claims description 5
- 230000015572 biosynthetic process Effects 0.000 claims description 5
- 239000000463 material Substances 0.000 claims description 5
- 238000000926 separation method Methods 0.000 claims description 5
- 239000002344 surface layer Substances 0.000 claims description 5
- 229960002050 hydrofluoric acid Drugs 0.000 claims description 4
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 claims description 4
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 claims description 3
- 125000004122 cyclic group Chemical group 0.000 claims description 3
- 230000001590 oxidative effect Effects 0.000 claims description 2
- 238000002360 preparation method Methods 0.000 claims description 2
- 239000010453 quartz Substances 0.000 claims description 2
- 238000005406 washing Methods 0.000 claims 1
- 150000001875 compounds Chemical class 0.000 abstract 2
- 235000012431 wafers Nutrition 0.000 description 36
- YBMRDBCBODYGJE-UHFFFAOYSA-N germanium oxide Inorganic materials O=[Ge]=O YBMRDBCBODYGJE-UHFFFAOYSA-N 0.000 description 11
- PVADDRMAFCOOPC-UHFFFAOYSA-N oxogermanium Chemical compound [Ge]=O PVADDRMAFCOOPC-UHFFFAOYSA-N 0.000 description 11
- 230000008569 process Effects 0.000 description 11
- 230000008901 benefit Effects 0.000 description 7
- MWUXSHHQAYIFBG-UHFFFAOYSA-N Nitric oxide Chemical compound O=[N] MWUXSHHQAYIFBG-UHFFFAOYSA-N 0.000 description 6
- 238000000137 annealing Methods 0.000 description 6
- 238000000151 deposition Methods 0.000 description 5
- 230000003647 oxidation Effects 0.000 description 5
- 238000007254 oxidation reaction Methods 0.000 description 5
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 4
- 230000001070 adhesive effect Effects 0.000 description 4
- 230000008021 deposition Effects 0.000 description 4
- 229910052757 nitrogen Inorganic materials 0.000 description 4
- 230000003746 surface roughness Effects 0.000 description 4
- MGWGWNFMUOTEHG-UHFFFAOYSA-N 4-(3,5-dimethylphenyl)-1,3-thiazol-2-amine Chemical compound CC1=CC(C)=CC(C=2N=C(N)SC=2)=C1 MGWGWNFMUOTEHG-UHFFFAOYSA-N 0.000 description 3
- 239000000853 adhesive Substances 0.000 description 3
- 238000004140 cleaning Methods 0.000 description 3
- 239000012467 final product Substances 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 3
- JCXJVPUVTGWSNB-UHFFFAOYSA-N nitrogen dioxide Inorganic materials O=[N]=O JCXJVPUVTGWSNB-UHFFFAOYSA-N 0.000 description 3
- 238000005498 polishing Methods 0.000 description 3
- 229910010271 silicon carbide Inorganic materials 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 2
- 230000009471 action Effects 0.000 description 2
- 238000002048 anodisation reaction Methods 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000001257 hydrogen Substances 0.000 description 2
- 229910052739 hydrogen Inorganic materials 0.000 description 2
- -1 hydrogen ions Chemical class 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- BIXHRBFZLLFBFL-UHFFFAOYSA-N germanium nitride Chemical compound N#[Ge]N([Ge]#N)[Ge]#N BIXHRBFZLLFBFL-UHFFFAOYSA-N 0.000 description 1
- 239000001307 helium Substances 0.000 description 1
- 229910052734 helium Inorganic materials 0.000 description 1
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 238000004381 surface treatment Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Recrystallisation Techniques (AREA)
- Formation Of Insulating Films (AREA)
- Chemical Vapour Deposition (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
- Inorganic Insulating Materials (AREA)
Abstract
【解決手段】ゲルマニウム基板1またはエピタキシャル・ゲルマニウム層を備える基板を設け、ゲルマニウム基板1の一つの主表面3上または主表面3内に誘電体層7を設け、ソース基板をハンドル基板5に取り付けることによりソース・ハンドル複合物を形成し、ソース基板内に前もって設けられ、実質的に主表面に平行な所定分離領域において、基板をソース・ハンドル複合物から取り外すことによりゲルマニウム・オン・インシュレータ・ウェーハを作製する工程を備える。誘電体膜の品質を向上し、同時によりコスト削減効果が高い製造工程を達成するために、ゲルマニウム基板1とハンドル基板5の間に誘電体層7として酸窒化ゲルマニウム層を設ける。
【選択図】図1
Description
Claims (14)
- a)ゲルマニウム(Ge)基板またはエピタキシャルGe層を備える基板をソース基板(1)として設ける工程と、
b)前記ソース基板(1)の一つの主表面(3)上または主表面(3)内に酸窒化ゲルマニウム(GeOxNy)層(7)を設ける工程と、
c)ソース・ハンドル複合物(11)を形成するために前記ソース基板(1)をハンドル基板(5)に取り付ける工程と、
d)前記ソース基板(1)内に前もって設けられ、実質的に前記主表面(3)に平行な所定分離領域(9)において、GeOI型ウェーハを作製するために、前記ソース基板(21)を前記ソース・ハンドル複合物(11)から取り外す工程と、
を備えるゲルマニウム・オン・インシュレータ(GeOI)型ウェーハの製造方法。 - 前記工程b)とc)の間に、前記ソース基板(1)内に前記所定分離領域(9)を作製する工程を更に備える請求項1に記載の方法。
- 前記工程b)は:
b1)前記ソース基板(1)を酸化、または前記ソース基板(1)上の自然酸化物を使用する工程と、
b2)酸化Geを窒化してGeOxNy層(7)を作製する工程と、
を備える請求項1または2に記載の方法。 - 前記工程b2)は、少なくともアンモニア(NH3)、NO2、及びNOの一つを使用して窒化することを備える請求項3に記載の方法。
- 前記工程b)は、急速熱窒化により前記GeOxNy層(7)を設ける工程b1)を備える請求項1または2に記載の方法。
- 前記工程b)は、N及び/またはN2イオンを注入する工程を含む請求項1〜5のいずれか1項に記載の方法。
- 前記工程b1)に先立ち、特に環式フッ素酸(CHF)を使用することにより、前記主表面(3)を洗浄する工程を更に備える請求項3〜6のいずれか1項に記載の方法。
- 前記工程c)に先立ち、酸窒化ゲルマニウム(GeOxNy)層(7)の約0Å〜20Åの厚さの表面層(15)をプラズマ活性化により活性化する請求項1〜7のいずれか1項に記載の方法。
- 前記ハンドル基板(5)の材料は、ゲルマニウム(Ge)、シリコン(Si)、シリコン(Si)上の熱成長二酸化珪素、炭化珪素(SiC)、砒化ガリウム(GaAs)または水晶の一つである請求項1〜8のいずれか1項に記載の方法。
- 前記ソース・ハンドル複合物(11)の形成に先立ち、追加層(23)、特に堆積二酸化珪素(SiO2)層を、前記GeOxNy層(7)上に設けることを更に備える請求項1〜項9のいずれか1項に記載の方法。
- 前記追加層(23)を設ける前に、第2追加層(25)、特に、HfO2またはSi3N4層をGeOxNy層(7)上に設けることを更に備える請求項10に記載の方法。
- 前記所定分離領域(9)の準備に先立ち、前記追加層(23)を設ける請求項10または11に記載の方法。
- 前記ソース・ハンドル複合物(11)の形成に先立ち、前記追加層(23)を除去する請求項12に記載の方法。
- 請求項1〜13のいずれか1項に記載の方法で製造されるゲルマニウム・オン・インシュレータ(GeOI)ウェーハ。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP04292742A EP1659623B1 (en) | 2004-11-19 | 2004-11-19 | Method for fabricating a germanium on insulator (GeOI) type wafer |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2006148066A true JP2006148066A (ja) | 2006-06-08 |
JP4173884B2 JP4173884B2 (ja) | 2008-10-29 |
Family
ID=34931539
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005270906A Active JP4173884B2 (ja) | 2004-11-19 | 2005-09-16 | ゲルマニウム・オン・インシュレータ(GeOI)型ウェーハの製造方法 |
Country Status (9)
Country | Link |
---|---|
US (1) | US7229898B2 (ja) |
EP (2) | EP1659623B1 (ja) |
JP (1) | JP4173884B2 (ja) |
KR (1) | KR100734239B1 (ja) |
CN (1) | CN100472709C (ja) |
AT (2) | ATE515794T1 (ja) |
DE (1) | DE602004013163T2 (ja) |
SG (1) | SG122908A1 (ja) |
TW (1) | TWI297171B (ja) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009111381A (ja) * | 2007-10-26 | 2009-05-21 | Soi Tec Silicon On Insulator Technologies | 微細な埋め込み絶縁層を有するsoi基板 |
JP2010062563A (ja) * | 2008-09-03 | 2010-03-18 | Soi Tec Silicon On Insulator Technologies | 局所的に不動態化されたゲルマニウムオンインシュレータ基板の製造方法 |
JP2021507533A (ja) * | 2017-12-20 | 2021-02-22 | インターナショナル・ビジネス・マシーンズ・コーポレーションInternational Business Machines Corporation | 垂直型トランジスタのための自己整合された底部スペーサを形成する方法及び半導体デバイス |
Families Citing this family (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2857983B1 (fr) * | 2003-07-24 | 2005-09-02 | Soitec Silicon On Insulator | Procede de fabrication d'une couche epitaxiee |
US7538010B2 (en) * | 2003-07-24 | 2009-05-26 | S.O.I.Tec Silicon On Insulator Technologies | Method of fabricating an epitaxially grown layer |
US7568412B2 (en) * | 2005-10-04 | 2009-08-04 | Marquip, Llc | Method for order transition on a plunge slitter |
FR2892230B1 (fr) * | 2005-10-19 | 2008-07-04 | Soitec Silicon On Insulator | Traitement d'une couche de germamium |
KR100823031B1 (ko) * | 2006-12-21 | 2008-04-17 | 동부일렉트로닉스 주식회사 | 이미지 센서 제조방법 |
ATE518241T1 (de) | 2007-01-24 | 2011-08-15 | Soitec Silicon On Insulator | Herstellungsverfahren für wafer aus silizium auf isolator und entsprechender wafer |
FR2912552B1 (fr) * | 2007-02-14 | 2009-05-22 | Soitec Silicon On Insulator | Structure multicouche et son procede de fabrication. |
WO2008123117A1 (en) * | 2007-03-26 | 2008-10-16 | Semiconductor Energy Laboratory Co., Ltd. | Soi substrate and method for manufacturing soi substrate |
WO2008123116A1 (en) | 2007-03-26 | 2008-10-16 | Semiconductor Energy Laboratory Co., Ltd. | Soi substrate and method for manufacturing soi substrate |
CN101281912B (zh) * | 2007-04-03 | 2013-01-23 | 株式会社半导体能源研究所 | Soi衬底及其制造方法以及半导体装置 |
WO2008132894A1 (en) | 2007-04-13 | 2008-11-06 | Semiconductor Energy Laboratory Co., Ltd. | Display device, method for manufacturing display device, and soi substrate |
EP1986229A1 (en) * | 2007-04-27 | 2008-10-29 | S.O.I.T.E.C. Silicon on Insulator Technologies | Method for manufacturing compound material wafer and corresponding compound material wafer |
US20080274626A1 (en) * | 2007-05-04 | 2008-11-06 | Frederique Glowacki | Method for depositing a high quality silicon dielectric film on a germanium substrate with high quality interface |
US8513678B2 (en) | 2007-05-18 | 2013-08-20 | Semiconductor Energy Laboratory Co., Ltd. | Light-emitting device |
WO2009057669A1 (en) * | 2007-11-01 | 2009-05-07 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing photoelectric conversion device |
JP5503876B2 (ja) * | 2008-01-24 | 2014-05-28 | 株式会社半導体エネルギー研究所 | 半導体基板の製造方法 |
WO2009115859A1 (en) * | 2008-03-19 | 2009-09-24 | S.O.I. Tec Silicon On Insulator Technologies | Substrates for monolithic optical circuits and electronic circuits |
FR2933534B1 (fr) * | 2008-07-03 | 2011-04-01 | Soitec Silicon On Insulator | Procede de fabrication d'une structure comprenant une couche de germanium sur un substrat |
US8741740B2 (en) * | 2008-10-02 | 2014-06-03 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing SOI substrate |
FR2968121B1 (fr) | 2010-11-30 | 2012-12-21 | Soitec Silicon On Insulator | Procede de transfert d'une couche a haute temperature |
JP2012156495A (ja) | 2011-01-07 | 2012-08-16 | Semiconductor Energy Lab Co Ltd | Soi基板の作製方法 |
CN102169888B (zh) * | 2011-03-10 | 2012-11-14 | 清华大学 | 应变GeOI结构及其形成方法 |
US8890209B2 (en) * | 2011-03-10 | 2014-11-18 | Tsinghua University | Strained GE-ON-insulator structure and method for forming the same |
US8786017B2 (en) | 2011-03-10 | 2014-07-22 | Tsinghua University | Strained Ge-on-insulator structure and method for forming the same |
US8704306B2 (en) * | 2011-03-10 | 2014-04-22 | Tsinghua University | Strained Ge-on-insulator structure and method for forming the same |
US8802534B2 (en) | 2011-06-14 | 2014-08-12 | Semiconductor Energy Laboratory Co., Ltd. | Method for forming SOI substrate and apparatus for forming the same |
FR2977069B1 (fr) | 2011-06-23 | 2014-02-07 | Soitec Silicon On Insulator | Procede de fabrication d'une structure semi-conductrice mettant en oeuvre un collage temporaire |
CN103832970B (zh) * | 2012-11-27 | 2016-06-15 | 中国科学院微电子研究所 | 一种低温晶圆键合方法 |
KR102279162B1 (ko) * | 2015-03-03 | 2021-07-20 | 한국전자통신연구원 | 게르마늄 온 인슐레이터 기판 및 그의 형성방법 |
KR101889352B1 (ko) | 2016-09-13 | 2018-08-20 | 한국과학기술연구원 | 변형된 저마늄을 포함하는 반도체 소자의 제조 방법 및 이에 의해 제조된 반도체 소자 |
US10763115B2 (en) * | 2017-06-16 | 2020-09-01 | Nxp Usa, Inc. | Substrate treatment method for semiconductor device fabrication |
CN115070512B (zh) * | 2022-03-11 | 2024-04-26 | 北京爱瑞思光学仪器有限公司 | 一种锗晶片的双抛工艺、装置及锗晶片 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2681472B1 (fr) * | 1991-09-18 | 1993-10-29 | Commissariat Energie Atomique | Procede de fabrication de films minces de materiau semiconducteur. |
US6995430B2 (en) * | 2002-06-07 | 2006-02-07 | Amberwave Systems Corporation | Strained-semiconductor-on-insulator device structures |
JP2004335642A (ja) * | 2003-05-06 | 2004-11-25 | Canon Inc | 基板およびその製造方法 |
KR20060054387A (ko) * | 2003-08-04 | 2006-05-22 | 에이에스엠 아메리카, 인코포레이티드 | 증착 전 게르마늄 표면 처리 방법 |
-
2004
- 2004-11-19 EP EP04292742A patent/EP1659623B1/en active Active
- 2004-11-19 EP EP08007334A patent/EP1973155B1/en active Active
- 2004-11-19 AT AT08007334T patent/ATE515794T1/de not_active IP Right Cessation
- 2004-11-19 AT AT04292742T patent/ATE392712T1/de not_active IP Right Cessation
- 2004-11-19 DE DE602004013163T patent/DE602004013163T2/de active Active
-
2005
- 2005-01-04 US US11/029,808 patent/US7229898B2/en active Active
- 2005-08-31 TW TW094129940A patent/TWI297171B/zh active
- 2005-09-16 JP JP2005270906A patent/JP4173884B2/ja active Active
- 2005-11-01 KR KR1020050103864A patent/KR100734239B1/ko active IP Right Grant
- 2005-11-18 CN CNB2005101236830A patent/CN100472709C/zh active Active
- 2005-11-18 SG SG200507154A patent/SG122908A1/en unknown
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009111381A (ja) * | 2007-10-26 | 2009-05-21 | Soi Tec Silicon On Insulator Technologies | 微細な埋め込み絶縁層を有するsoi基板 |
JP2010062563A (ja) * | 2008-09-03 | 2010-03-18 | Soi Tec Silicon On Insulator Technologies | 局所的に不動態化されたゲルマニウムオンインシュレータ基板の製造方法 |
US8372733B2 (en) | 2008-09-03 | 2013-02-12 | Soitec | Method for fabricating a locally passivated germanium-on-insulator substrate |
US9076713B2 (en) | 2008-09-03 | 2015-07-07 | Soitec | Locally passivated germanium-on-insulator substrate |
JP2021507533A (ja) * | 2017-12-20 | 2021-02-22 | インターナショナル・ビジネス・マシーンズ・コーポレーションInternational Business Machines Corporation | 垂直型トランジスタのための自己整合された底部スペーサを形成する方法及び半導体デバイス |
JP7266352B2 (ja) | 2017-12-20 | 2023-04-28 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 垂直型トランジスタのための自己整合された底部スペーサを形成する方法及び半導体デバイス |
Also Published As
Publication number | Publication date |
---|---|
DE602004013163T2 (de) | 2009-05-14 |
JP4173884B2 (ja) | 2008-10-29 |
TW200618047A (en) | 2006-06-01 |
ATE392712T1 (de) | 2008-05-15 |
TWI297171B (en) | 2008-05-21 |
KR100734239B1 (ko) | 2007-07-02 |
EP1973155B1 (en) | 2011-07-06 |
DE602004013163D1 (de) | 2008-05-29 |
US20060110899A1 (en) | 2006-05-25 |
CN100472709C (zh) | 2009-03-25 |
KR20060056239A (ko) | 2006-05-24 |
EP1659623A1 (en) | 2006-05-24 |
EP1659623B1 (en) | 2008-04-16 |
ATE515794T1 (de) | 2011-07-15 |
CN1776886A (zh) | 2006-05-24 |
SG122908A1 (en) | 2006-06-29 |
EP1973155A1 (en) | 2008-09-24 |
US7229898B2 (en) | 2007-06-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4173884B2 (ja) | ゲルマニウム・オン・インシュレータ(GeOI)型ウェーハの製造方法 | |
TWI727123B (zh) | 高電阻率絕緣體上矽結構及其製造方法 | |
JP5088729B2 (ja) | 半導体オンインシュレータ型ウエハを製造する方法 | |
US7008860B2 (en) | Substrate manufacturing method | |
JP2005532688A (ja) | バッファ層を備えるウエハからの薄層の転移 | |
JP2009111381A (ja) | 微細な埋め込み絶縁層を有するsoi基板 | |
WO2002043153A1 (fr) | Procede de fabrication de plaquette de semi-conducteur | |
JP2007329470A6 (ja) | 半導体オンインシュレータ型ウエハを製造する方法及び半導体オンインシュレータウエハ | |
US7605055B2 (en) | Wafer with diamond layer | |
JP2005532686A (ja) | 歪み半導体材料から成る層の転移方法 | |
US20200303243A1 (en) | Method for manufacturing semiconductor structure | |
US8343850B2 (en) | Process for fabricating a substrate comprising a deposited buried oxide layer | |
KR20120117843A (ko) | 다층 결정질 구조물의 제조 방법 | |
JP2006237235A (ja) | 半導体ウェーハの製造方法 | |
US20080268621A1 (en) | Method for manufacturing compound material wafer and corresponding compound material wafer | |
JP4980049B2 (ja) | 遷移後の薄層の緩和 | |
EP1437764A1 (en) | A compliant substrate for a heteroepitaxy, a heteroepitaxial structure and a method for fabricating a compliant substrate | |
JP2006519489A (ja) | 薄層の、移動後の高温における弛緩 | |
US10796946B2 (en) | Method of manufacture of a semiconductor on insulator structure | |
JP2007250676A (ja) | 異種材料の積層基板の製造方法 | |
KR100382612B1 (ko) | 보이드 웨이퍼 제작 방법 | |
JP5032743B2 (ja) | バッファ層を有しないウエハからの緩和された有用層の形成 | |
JPH0574926A (ja) | 半導体基板の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20071115 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20071127 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080225 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20080722 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20080814 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 4173884 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110822 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120822 Year of fee payment: 4 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130822 Year of fee payment: 5 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |