JP2006121062A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2006121062A5 JP2006121062A5 JP2005276315A JP2005276315A JP2006121062A5 JP 2006121062 A5 JP2006121062 A5 JP 2006121062A5 JP 2005276315 A JP2005276315 A JP 2005276315A JP 2005276315 A JP2005276315 A JP 2005276315A JP 2006121062 A5 JP2006121062 A5 JP 2006121062A5
- Authority
- JP
- Japan
- Prior art keywords
- conductive layer
- insulating layer
- layer
- transistor
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2005276315A JP4749102B2 (ja) | 2004-09-24 | 2005-09-22 | 半導体装置の作製方法 |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004277533 | 2004-09-24 | ||
| JP2004277533 | 2004-09-24 | ||
| JP2005276315A JP4749102B2 (ja) | 2004-09-24 | 2005-09-22 | 半導体装置の作製方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2006121062A JP2006121062A (ja) | 2006-05-11 |
| JP2006121062A5 true JP2006121062A5 (enExample) | 2007-01-25 |
| JP4749102B2 JP4749102B2 (ja) | 2011-08-17 |
Family
ID=36538603
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2005276315A Expired - Fee Related JP4749102B2 (ja) | 2004-09-24 | 2005-09-22 | 半導体装置の作製方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4749102B2 (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7736964B2 (en) | 2004-11-22 | 2010-06-15 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, and method for manufacturing the same |
| JP5072217B2 (ja) * | 2004-11-22 | 2012-11-14 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
| CN101385039B (zh) * | 2006-03-15 | 2012-03-21 | 株式会社半导体能源研究所 | 半导体器件 |
| JP5581106B2 (ja) | 2009-04-27 | 2014-08-27 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4244120B2 (ja) * | 2001-06-20 | 2009-03-25 | 株式会社半導体エネルギー研究所 | 発光装置及びその作製方法 |
| JP4671600B2 (ja) * | 2002-12-27 | 2011-04-20 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
| JP2004247373A (ja) * | 2003-02-12 | 2004-09-02 | Semiconductor Energy Lab Co Ltd | 半導体装置 |
-
2005
- 2005-09-22 JP JP2005276315A patent/JP4749102B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8619003B2 (en) | Semiconductor device with wireless communication | |
| US20200051824A1 (en) | System and method for a transducer in an ewlb package | |
| TWI502705B (zh) | 晶片封裝體及其製造方法 | |
| JP6214181B2 (ja) | 信号処理装置及び表示装置の作製方法、駆動回路、信号処理装置、表示装置 | |
| CN104609358B (zh) | Mems器件及其形成方法 | |
| US9478463B2 (en) | Device and method for improving RF performance | |
| JP2005235858A5 (enExample) | ||
| WO2012177934A3 (en) | Integrated circuits with components on both sides of a selected substrate and methods of fabrication | |
| WO2009023349A3 (en) | Integrated nanotube and cmos devices for system-on-chip (soc) applications and method for forming the same | |
| CN103811461A (zh) | 内连线结构和其制作方法 | |
| CN104347477A (zh) | 半导体结构的形成方法 | |
| CN103576039A (zh) | 找到连接孔顶部开路的方法 | |
| CN102903674B (zh) | 显示面板及其制作方法 | |
| US8435870B2 (en) | Method for manufacturing semiconductor device | |
| JP2006121060A5 (enExample) | ||
| TWI689996B (zh) | 半導體裝置之中介層製造方法 | |
| US6780756B1 (en) | Etch back of interconnect dielectrics | |
| CN100380646C (zh) | 半导体装置及其制造方法 | |
| JP5917790B2 (ja) | 半導体装置及び半導体装置の製造方法 | |
| JP2006093678A5 (enExample) | ||
| CN104716055B (zh) | 晶圆级封装方法 | |
| TW200708783A (en) | Optical electronics integrated semiconductor device and method for fabricating the same | |
| CN100565834C (zh) | 实现空气桥互联的方法及具有空气桥互联结构的芯片 | |
| JP2011049397A5 (enExample) | ||
| US8912091B2 (en) | Backside metal ground plane with improved metal adhesion and design structures |