JP2005303191A - 半導体装置の製造方法 - Google Patents

半導体装置の製造方法 Download PDF

Info

Publication number
JP2005303191A
JP2005303191A JP2004120319A JP2004120319A JP2005303191A JP 2005303191 A JP2005303191 A JP 2005303191A JP 2004120319 A JP2004120319 A JP 2004120319A JP 2004120319 A JP2004120319 A JP 2004120319A JP 2005303191 A JP2005303191 A JP 2005303191A
Authority
JP
Japan
Prior art keywords
semiconductor device
film
forming
manufacturing
wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2004120319A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005303191A5 (enrdf_load_stackoverflow
Inventor
Shigenori Sakamori
重則 坂森
Kazunori Yoshikawa
和範 吉川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Technology Corp
Original Assignee
Renesas Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Technology Corp filed Critical Renesas Technology Corp
Priority to JP2004120319A priority Critical patent/JP2005303191A/ja
Publication of JP2005303191A publication Critical patent/JP2005303191A/ja
Publication of JP2005303191A5 publication Critical patent/JP2005303191A5/ja
Pending legal-status Critical Current

Links

Images

Landscapes

  • Drying Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP2004120319A 2004-04-15 2004-04-15 半導体装置の製造方法 Pending JP2005303191A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004120319A JP2005303191A (ja) 2004-04-15 2004-04-15 半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004120319A JP2005303191A (ja) 2004-04-15 2004-04-15 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JP2005303191A true JP2005303191A (ja) 2005-10-27
JP2005303191A5 JP2005303191A5 (enrdf_load_stackoverflow) 2007-05-31

Family

ID=35334300

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004120319A Pending JP2005303191A (ja) 2004-04-15 2004-04-15 半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JP2005303191A (enrdf_load_stackoverflow)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007227507A (ja) * 2006-02-22 2007-09-06 Fujitsu Ltd 半導体装置の製造方法および半導体装置
WO2010086930A1 (ja) * 2009-01-27 2010-08-05 パナソニック株式会社 半導体装置の製造方法
JP2011101028A (ja) * 2010-12-17 2011-05-19 Fujitsu Semiconductor Ltd 半導体装置の製造方法
US8252694B2 (en) 2007-11-19 2012-08-28 Tokyo Electron Limited Plasma etching method and storage medium
JP2014523112A (ja) * 2011-06-15 2014-09-08 アプライド マテリアルズ インコーポレイテッド レーザ・プラズマエッチングによる基板のダイシング用水溶性マスク

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007227507A (ja) * 2006-02-22 2007-09-06 Fujitsu Ltd 半導体装置の製造方法および半導体装置
US8252694B2 (en) 2007-11-19 2012-08-28 Tokyo Electron Limited Plasma etching method and storage medium
US9130018B2 (en) 2007-11-19 2015-09-08 Tokyo Electron Limited Plasma etching method and storage medium
WO2010086930A1 (ja) * 2009-01-27 2010-08-05 パナソニック株式会社 半導体装置の製造方法
JP2011101028A (ja) * 2010-12-17 2011-05-19 Fujitsu Semiconductor Ltd 半導体装置の製造方法
JP2014523112A (ja) * 2011-06-15 2014-09-08 アプライド マテリアルズ インコーポレイテッド レーザ・プラズマエッチングによる基板のダイシング用水溶性マスク

Similar Documents

Publication Publication Date Title
JP3914452B2 (ja) 半導体集積回路装置の製造方法
JP4492947B2 (ja) 半導体装置の製造方法
US7754601B2 (en) Semiconductor interconnect air gap formation process
US7553761B2 (en) Method of fabricating semiconductor device
US6713402B2 (en) Methods for polymer removal following etch-stop layer etch
JP5122106B2 (ja) 炭素含有膜エッチング方法及びこれを利用した半導体素子の製造方法
US6844266B2 (en) Anisotropic etching of organic-containing insulating layers
JP5134363B2 (ja) プラズマ加工システムによる基板エッチング法
KR102312269B1 (ko) 집적된 금속 스페이서 및 에어 갭 인터커넥트
US20080026579A1 (en) Copper damascene process
US20060246717A1 (en) Method for fabricating a dual damascene and polymer removal
JP2012209287A (ja) 半導体装置および半導体装置の製造方法
US20060286793A1 (en) Stacked structure for forming damascene structure, method of fabricating the stacked structure, and damascene process
US7232763B2 (en) Method of manufacturing semiconductor device
US7569481B2 (en) Method for forming via-hole in semiconductor device
US6881661B2 (en) Manufacturing method of semiconductor device
JP4523351B2 (ja) 半導体装置の製造方法
JP2005303191A (ja) 半導体装置の製造方法
JP2006054251A (ja) 半導体装置の製造方法
EP2988322A1 (en) Method for selective oxide removal
JP4891018B2 (ja) 半導体集積回路装置の製造方法
JP2017520912A (ja) メモリセルおよびソース線を酸化させずにマスキング層のドライエッチングを行う方法
JP2005005697A (ja) 半導体装置の製造方法
JP4948278B2 (ja) 半導体装置の製造方法
TW202118889A (zh) 蝕刻輪廓控制用之使用超薄釕金屬硬遮罩的方法

Legal Events

Date Code Title Description
A521 Written amendment

Effective date: 20070406

Free format text: JAPANESE INTERMEDIATE CODE: A523

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070406

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20080731

A131 Notification of reasons for refusal

Effective date: 20080805

Free format text: JAPANESE INTERMEDIATE CODE: A131

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20081202