JP2004152414A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2004152414A5 JP2004152414A5 JP2002316720A JP2002316720A JP2004152414A5 JP 2004152414 A5 JP2004152414 A5 JP 2004152414A5 JP 2002316720 A JP2002316720 A JP 2002316720A JP 2002316720 A JP2002316720 A JP 2002316720A JP 2004152414 A5 JP2004152414 A5 JP 2004152414A5
- Authority
- JP
- Japan
- Prior art keywords
- memory cell
- cell arrays
- pass
- fail signal
- semiconductor memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000003491 array Methods 0.000 claims 7
- 239000004065 semiconductor Substances 0.000 claims 4
- 239000011159 matrix material Substances 0.000 claims 1
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002316720A JP4230753B2 (ja) | 2002-10-30 | 2002-10-30 | 半導体メモリ |
| US10/694,861 US7301834B2 (en) | 2002-10-30 | 2003-10-29 | Semiconductor memory |
| KR10-2003-0075767A KR100532652B1 (ko) | 2002-10-30 | 2003-10-29 | 반도체 메모리 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002316720A JP4230753B2 (ja) | 2002-10-30 | 2002-10-30 | 半導体メモリ |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2004152414A JP2004152414A (ja) | 2004-05-27 |
| JP2004152414A5 true JP2004152414A5 (enExample) | 2005-09-02 |
| JP4230753B2 JP4230753B2 (ja) | 2009-02-25 |
Family
ID=32460341
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2002316720A Expired - Lifetime JP4230753B2 (ja) | 2002-10-30 | 2002-10-30 | 半導体メモリ |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US7301834B2 (enExample) |
| JP (1) | JP4230753B2 (enExample) |
| KR (1) | KR100532652B1 (enExample) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7283390B2 (en) * | 2004-04-21 | 2007-10-16 | Impinj, Inc. | Hybrid non-volatile memory |
| US8111558B2 (en) | 2004-05-05 | 2012-02-07 | Synopsys, Inc. | pFET nonvolatile memory |
| JP2006164408A (ja) * | 2004-12-08 | 2006-06-22 | Toshiba Corp | 不揮発性半導体記憶装置及びそのデータ消去方法。 |
| US8122307B1 (en) | 2006-08-15 | 2012-02-21 | Synopsys, Inc. | One time programmable memory test structures and methods |
| US7894261B1 (en) | 2008-05-22 | 2011-02-22 | Synopsys, Inc. | PFET nonvolatile memory |
| KR20240076117A (ko) * | 2022-11-23 | 2024-05-30 | 에스케이하이닉스 주식회사 | 비휘발성 메모리 장치에 데이터를 프로그램 및 검증하기 위한 장치 및 방법 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0233799A (ja) * | 1988-07-22 | 1990-02-02 | Toshiba Corp | 半導体記録装置のデコード方法およびその装置 |
| JP3464271B2 (ja) | 1994-04-12 | 2003-11-05 | 三菱電機株式会社 | 不揮発性半導体記憶装置 |
| JP3350308B2 (ja) | 1995-09-12 | 2002-11-25 | 株式会社東芝 | 不揮発性半導体記憶装置 |
| KR100284916B1 (ko) * | 1997-07-29 | 2001-03-15 | 니시무로 타이죠 | 반도체 기억 장치 및 그 기입 제어 방법 |
| JPH11224492A (ja) | 1997-11-06 | 1999-08-17 | Toshiba Corp | 半導体記憶装置、不揮発性半導体記憶装置及びフラッシュメモリ |
| JP3527157B2 (ja) | 1999-11-26 | 2004-05-17 | Necエレクトロニクス株式会社 | 不揮発性メモリを備えた半導体装置 |
| JP2001167586A (ja) | 1999-12-08 | 2001-06-22 | Toshiba Corp | 不揮発性半導体メモリ装置 |
| US6907497B2 (en) * | 2001-12-20 | 2005-06-14 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device |
| US6944063B2 (en) * | 2003-01-28 | 2005-09-13 | Sandisk Corporation | Non-volatile semiconductor memory with large erase blocks storing cycle counts |
-
2002
- 2002-10-30 JP JP2002316720A patent/JP4230753B2/ja not_active Expired - Lifetime
-
2003
- 2003-10-29 US US10/694,861 patent/US7301834B2/en not_active Expired - Lifetime
- 2003-10-29 KR KR10-2003-0075767A patent/KR100532652B1/ko not_active Expired - Lifetime
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101236791B (zh) | 用于多段静态随机存取存储器的装置、电路和方法 | |
| ATE514133T1 (de) | Mikro-tile-speicherschnittstelle | |
| WO2007136812A3 (en) | Memory array having row redundancy and method | |
| JP2009545095A5 (enExample) | ||
| JP2003204001A5 (enExample) | ||
| EP1058192A3 (en) | EEPROM with redundancy | |
| JP2006202485A5 (enExample) | ||
| JP2003068096A5 (enExample) | ||
| JP2004517504A5 (enExample) | ||
| WO2007112041A3 (en) | Memory based computation systems and methods of using the same | |
| JP2001249854A5 (enExample) | ||
| JP2006059481A5 (enExample) | ||
| KR101564848B1 (ko) | 공유 판독 및 기록 회로들을 가진 타일들을 포함하는 메모리 장치 | |
| KR100915815B1 (ko) | 복수의 로우 디코더를 공유하는 제어 블록을 갖는 반도체메모리 장치 | |
| WO2003098634A3 (en) | Magnetoresistive memory cell array and mram memory comprising such array | |
| EP1443520A3 (en) | Semiconductor memory device | |
| JP2024111064A5 (enExample) | ||
| JP2004152414A5 (enExample) | ||
| EP1887582A3 (en) | Semiconductor memory with redundant rows and columns and a flexible redundancy architecture | |
| JP2008158955A5 (enExample) | ||
| EP1424699A3 (en) | Nonvolatile memory device with simultaneous read/write | |
| DE60100581D1 (de) | Dynamischer Speicher mit redundanten Zellen | |
| JP2003187591A5 (enExample) | ||
| JP2002343086A5 (enExample) | ||
| JP2011060402A5 (enExample) |