JP2001249854A5 - - Google Patents

Download PDF

Info

Publication number
JP2001249854A5
JP2001249854A5 JP2001021307A JP2001021307A JP2001249854A5 JP 2001249854 A5 JP2001249854 A5 JP 2001249854A5 JP 2001021307 A JP2001021307 A JP 2001021307A JP 2001021307 A JP2001021307 A JP 2001021307A JP 2001249854 A5 JP2001249854 A5 JP 2001249854A5
Authority
JP
Japan
Prior art keywords
ecc
bits
memory units
memory
code
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2001021307A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001249854A (ja
JP4071940B2 (ja
Filing date
Publication date
Priority claimed from US09/498,496 external-priority patent/US6662333B1/en
Application filed filed Critical
Publication of JP2001249854A publication Critical patent/JP2001249854A/ja
Publication of JP2001249854A5 publication Critical patent/JP2001249854A5/ja
Application granted granted Critical
Publication of JP4071940B2 publication Critical patent/JP4071940B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2001021307A 2000-02-04 2001-01-30 メモリ設計のための共有式誤り訂正 Expired - Fee Related JP4071940B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/498,496 US6662333B1 (en) 2000-02-04 2000-02-04 Shared error correction for memory design
US09/498496 2000-02-04

Publications (3)

Publication Number Publication Date
JP2001249854A JP2001249854A (ja) 2001-09-14
JP2001249854A5 true JP2001249854A5 (enExample) 2005-07-21
JP4071940B2 JP4071940B2 (ja) 2008-04-02

Family

ID=23981328

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001021307A Expired - Fee Related JP4071940B2 (ja) 2000-02-04 2001-01-30 メモリ設計のための共有式誤り訂正

Country Status (2)

Country Link
US (1) US6662333B1 (enExample)
JP (1) JP4071940B2 (enExample)

Families Citing this family (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6725343B2 (en) * 2000-10-05 2004-04-20 Hewlett-Packard Development Company, L.P. System and method for generating cache coherence directory entries and error correction codes in a multiprocessor system
US7162644B1 (en) 2002-03-29 2007-01-09 Xilinx, Inc. Methods and circuits for protecting proprietary configuration data for programmable logic devices
US7117421B1 (en) * 2002-05-31 2006-10-03 Nvidia Corporation Transparent error correction code memory system and method
US8386797B1 (en) * 2002-08-07 2013-02-26 Nvidia Corporation System and method for transparent disk encryption
US20040083334A1 (en) * 2002-10-28 2004-04-29 Sandisk Corporation Method and apparatus for managing the integrity of data in non-volatile memory system
US7237172B2 (en) * 2002-12-24 2007-06-26 Micron Technology, Inc. Error detection and correction in a CAM
US7403640B2 (en) * 2003-10-27 2008-07-22 Hewlett-Packard Development Company, L.P. System and method for employing an object-oriented motion detector to capture images
KR100716972B1 (ko) * 2004-02-19 2007-05-10 삼성전자주식회사 기록/재생 방법
US7099221B2 (en) 2004-05-06 2006-08-29 Micron Technology, Inc. Memory controller method and system compensating for memory cell data losses
US20060010339A1 (en) 2004-06-24 2006-01-12 Klein Dean A Memory system and method having selective ECC during low power refresh
US7340668B2 (en) 2004-06-25 2008-03-04 Micron Technology, Inc. Low power cost-effective ECC memory system and method
US7116602B2 (en) 2004-07-15 2006-10-03 Micron Technology, Inc. Method and system for controlling refresh to avoid memory cell data losses
US6965537B1 (en) 2004-08-31 2005-11-15 Micron Technology, Inc. Memory system and method using ECC to achieve low power refresh
JP4831599B2 (ja) 2005-06-28 2011-12-07 ルネサスエレクトロニクス株式会社 処理装置
KR100746225B1 (ko) * 2006-02-13 2007-08-03 삼성전자주식회사 반도체 메모리 장치 및 이를 구비한 메모리 시스템
US7506226B2 (en) 2006-05-23 2009-03-17 Micron Technology, Inc. System and method for more efficiently using error correction codes to facilitate memory device testing
JP4648255B2 (ja) * 2006-06-26 2011-03-09 アラクサラネットワークス株式会社 情報処理装置および情報処理方法
JP4247262B2 (ja) * 2006-09-29 2009-04-02 株式会社東芝 集積回路装置
US7894289B2 (en) 2006-10-11 2011-02-22 Micron Technology, Inc. Memory system and method using partial ECC to achieve low power refresh and fast access to data
US7900120B2 (en) 2006-10-18 2011-03-01 Micron Technology, Inc. Memory system and method using ECC with flag bit to identify modified data
JP4864762B2 (ja) * 2007-02-19 2012-02-01 株式会社東芝 半導体記憶装置
US8949684B1 (en) * 2008-09-02 2015-02-03 Apple Inc. Segmented data storage
US8190972B2 (en) * 2008-09-15 2012-05-29 Lsi Corporation Error checking and correction overlap ranges
KR20100098969A (ko) * 2009-03-02 2010-09-10 삼성전자주식회사 에러 정정 코드들의 신뢰성을 향상시킬 수 반도체 장치, 이를 포함하는 반도체 시스템, 및 에러 정정 코드 처리 방법
US8468421B2 (en) 2010-06-23 2013-06-18 International Business Machines Corporation Memory system for error checking fetch and store data
KR20120063329A (ko) * 2010-12-07 2012-06-15 삼성전자주식회사 에러 체크 및 정정기 및 그것을 포함하는 메모리 시스템
JP2012174088A (ja) * 2011-02-23 2012-09-10 Hitachi Ltd メモリ制御装置
US8612834B2 (en) * 2011-03-08 2013-12-17 Intel Corporation Apparatus, system, and method for decoding linear block codes in a memory controller
US8677205B2 (en) 2011-03-10 2014-03-18 Freescale Semiconductor, Inc. Hierarchical error correction for large memories
US9189329B1 (en) 2011-10-13 2015-11-17 Marvell International Ltd. Generating error correcting code (ECC) data using an ECC corresponding to an identified ECC protection level
US8959417B2 (en) 2011-11-23 2015-02-17 Marvell World Trade Ltd. Providing low-latency error correcting code capability for memory
US8914712B2 (en) * 2012-02-27 2014-12-16 Freescale Semiconductor, Inc. Hierarchical error correction
US8910017B2 (en) 2012-07-02 2014-12-09 Sandisk Technologies Inc. Flash memory with random partition
WO2015047334A1 (en) * 2013-09-27 2015-04-02 Intel Corporation Error correction in non_volatile memory
KR102193682B1 (ko) 2014-08-01 2020-12-21 삼성전자주식회사 선택적 ecc 기능을 갖는 반도체 메모리 장치
JP6515555B2 (ja) * 2015-02-02 2019-05-22 富士通株式会社 演算処理装置、メモリ制御装置及び演算処理装置の制御方法
US9800271B2 (en) * 2015-09-14 2017-10-24 Qualcomm Incorporated Error correction and decoding
US11061771B2 (en) * 2019-03-01 2021-07-13 Micron Technology, Inc. Extended error detection for a memory device
DE102019212813A1 (de) * 2019-08-27 2021-03-04 Robert Bosch Gmbh Verfahren und Überprüfungseinheit zum Überprüfen von Daten in einer Speichereinheit eines System-on-a-Chip
KR20210081534A (ko) 2019-12-24 2021-07-02 삼성전자주식회사 반도체 메모리 장치 및 메모리 시스템
US11438015B2 (en) * 2020-07-10 2022-09-06 Taiwan Semiconductor Manufacturing Company, Ltd. Two-level error correcting code with sharing of check-bits
CN112420119B (zh) * 2020-12-11 2023-05-30 西安紫光国芯半导体有限公司 包含转换模块的存储器以及阵列单元模块
US11687405B2 (en) 2021-12-01 2023-06-27 Western Digital Technologies, Inc. Centralized SRAM error location detection and recovery mechanism
US12164376B2 (en) 2022-01-03 2024-12-10 Samsung Electronics Co., Ltd. Storage device including mapping memory and method of operating the same
KR20240082072A (ko) * 2022-12-01 2024-06-10 삼성전자주식회사 에러 정정 코드, 에러 정정 코드를 포함하는 메모리 장치, 및 에러 정정 코드의 동작 방법

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5172379A (en) * 1989-02-24 1992-12-15 Data General Corporation High performance memory system
US5164944A (en) * 1990-06-08 1992-11-17 Unisys Corporation Method and apparatus for effecting multiple error correction in a computer memory
US5206865A (en) * 1990-12-17 1993-04-27 Motorola, Inc. Error detection and correction memory system
US5291498A (en) * 1991-01-29 1994-03-01 Convex Computer Corporation Error detecting method and apparatus for computer memory having multi-bit output memory circuits
US5490155A (en) * 1992-10-02 1996-02-06 Compaq Computer Corp. Error correction system for n bits using error correcting code designed for fewer than n bits
US5481552A (en) * 1993-12-30 1996-01-02 International Business Machines Corporation Method and structure for providing error correction code for 8-byte data words on SIMM cards
US5666371A (en) * 1995-02-24 1997-09-09 Unisys Corporation Method and apparatus for detecting errors in a system that employs multi-bit wide memory elements
US5734664A (en) * 1995-06-23 1998-03-31 Fujitsu Limited Method and apparatus to efficiently store error codes
US5922080A (en) * 1996-05-29 1999-07-13 Compaq Computer Corporation, Inc. Method and apparatus for performing error detection and correction with memory devices
US5978953A (en) * 1996-12-19 1999-11-02 Compaq Computer Corporation error detection and correction
US5978952A (en) * 1996-12-31 1999-11-02 Intel Corporation Time-distributed ECC scrubbing to correct memory errors
US5896404A (en) * 1997-04-04 1999-04-20 International Business Machines Corporation Programmable burst length DRAM
US6038693A (en) 1998-09-23 2000-03-14 Intel Corporation Error correction scheme for an integrated L2 cache
US6353910B1 (en) * 1999-04-09 2002-03-05 International Business Machines Corporation Method and apparatus for implementing error correction coding (ECC) in a dynamic random access memory utilizing vertical ECC storage

Similar Documents

Publication Publication Date Title
JP2001249854A5 (enExample)
US7895502B2 (en) Error control coding methods for memories with subline accesses
MY130268A (en) Three-dimensional memory array and method for storing data bits and ecc bits therein
US7398449B1 (en) Encoding 64-bit data nibble error correct and cyclic-redundancy code (CRC) address error detect for use on a 76-bit memory module
US7331010B2 (en) System, method and storage medium for providing fault detection and correction in a memory subsystem
US7107507B2 (en) Magnetoresistive solid-state storage device and data storage methods for use therewith
US8386889B1 (en) Drive replacement techniques for RAID systems
JP2003068096A5 (enExample)
JPS59197940A (ja) 誤り検出・補正メモリ
US8015473B2 (en) Method, system, and apparatus for ECC protection of small data structures
EP2218003B1 (en) Correction of errors in a memory array
TWI425519B (zh) 低複雜度低密度同位元檢查碼解碼器之記憶體配置方法及其解碼器結構
TWI456578B (zh) 非揮發性記憶體之管理方法
JP2008299855A (ja) エンベデッドメモリを利用したマルチチャンネルエラー訂正コーダを備えたメモリシステム及びその方法
JPS6122826B2 (enExample)
EP0147336B1 (en) Error correcting and detecting system
JP2023512892A (ja) 比較システム
EP0793174A3 (en) Error detection and correction method and apparatus for computer memory
JP2776839B2 (ja) 半導体メモリ
EP0954784A4 (enExample)
JPH04290144A (ja) メモリ拡張方式
US11689219B1 (en) Method and system for error correction in memory devices using irregular error correction code components
US20180191375A1 (en) Tapered variable node memory
CN116469451A (zh) 存储器系统中的迭代错误校正
EP0481128B1 (en) Data processor system based on an (N, k) symbol code having symbol error correctibility and plural error mendability