JP2003521156A - 単一のリングデータバス接続構成を用いてメモリを共有する装置および方法 - Google Patents

単一のリングデータバス接続構成を用いてメモリを共有する装置および方法

Info

Publication number
JP2003521156A
JP2003521156A JP2001553722A JP2001553722A JP2003521156A JP 2003521156 A JP2003521156 A JP 2003521156A JP 2001553722 A JP2001553722 A JP 2001553722A JP 2001553722 A JP2001553722 A JP 2001553722A JP 2003521156 A JP2003521156 A JP 2003521156A
Authority
JP
Japan
Prior art keywords
data
network
switch
switches
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2001553722A
Other languages
English (en)
Japanese (ja)
Other versions
JP2003521156A5 (enExample
Inventor
サン，ジンクリィー・（チャーリー）
マーチャント，シャシャンク
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of JP2003521156A publication Critical patent/JP2003521156A/ja
Publication of JP2003521156A5 publication Critical patent/JP2003521156A5/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/44—Star or tree networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/42—Loop networks

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Small-Scale Networks (AREA)
JP2001553722A 2000-01-24 2000-07-21 単一のリングデータバス接続構成を用いてメモリを共有する装置および方法 Pending JP2003521156A (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US17734500P 2000-01-24 2000-01-24
US60/177,345 2000-01-24
US09/562,924 2000-05-02
US09/562,924 US6771654B1 (en) 2000-01-24 2000-05-02 Apparatus and method for sharing memory using a single ring data bus connection configuration
PCT/US2000/020033 WO2001054355A1 (en) 2000-01-24 2000-07-21 Apparatus and method for sharing memory using a single ring data bus connnection configuration

Publications (2)

Publication Number Publication Date
JP2003521156A true JP2003521156A (ja) 2003-07-08
JP2003521156A5 JP2003521156A5 (enExample) 2007-06-28

Family

ID=26873177

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001553722A Pending JP2003521156A (ja) 2000-01-24 2000-07-21 単一のリングデータバス接続構成を用いてメモリを共有する装置および方法

Country Status (8)

Country Link
US (1) US6771654B1 (enExample)
EP (1) EP1266492B1 (enExample)
JP (1) JP2003521156A (enExample)
KR (1) KR100708425B1 (enExample)
CN (1) CN100401713C (enExample)
DE (1) DE60014178T2 (enExample)
TW (1) TW540206B (enExample)
WO (1) WO2001054355A1 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007215125A (ja) * 2006-02-13 2007-08-23 Fuji Heavy Ind Ltd 車両の通信システム

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7136381B2 (en) * 2000-06-19 2006-11-14 Broadcom Corporation Memory management unit architecture for switch fabric
CN100450074C (zh) * 2004-06-04 2009-01-07 华为技术有限公司 链形组网时共享式高层数据链路控制链路传输数据的方法
GB0612573D0 (en) * 2006-06-24 2006-08-02 Ibm System and method for detecting routing problems
DE102007003258B4 (de) * 2007-01-23 2008-08-28 Infineon Technologies Ag Verfahren zur Datenübermittlung in einer Sprachkommunikations-Linecard, Sprachkommunikations-Linecard und Signalverarbeitungsprozessor für eine Sprachkommunikations-Linecard
GB0705547D0 (en) * 2007-03-23 2007-05-02 Nokia Corp Distributed operation
US9130885B1 (en) 2012-09-11 2015-09-08 Mellanox Technologies Ltd. End-to-end cache for network elements
US9325641B2 (en) * 2014-03-13 2016-04-26 Mellanox Technologies Ltd. Buffering schemes for communication over long haul links
US9584429B2 (en) 2014-07-21 2017-02-28 Mellanox Technologies Ltd. Credit based flow control for long-haul links
TWI588658B (zh) * 2015-10-20 2017-06-21 旺宏電子股份有限公司 I/o匯流排共用記憶體系統
CN106691519A (zh) 2015-11-13 2017-05-24 刘智佳 一种手术器械及该手术器械用rfid标签的安装方法
US10951549B2 (en) 2019-03-07 2021-03-16 Mellanox Technologies Tlv Ltd. Reusing switch ports for external buffer network
US11470010B2 (en) 2020-02-06 2022-10-11 Mellanox Technologies, Ltd. Head-of-queue blocking for multiple lossless queues
US11558316B2 (en) 2021-02-15 2023-01-17 Mellanox Technologies, Ltd. Zero-copy buffering of traffic of long-haul links
US12474833B2 (en) 2021-11-02 2025-11-18 Mellanox Technologies, Ltd Queue bandwidth estimation for management of shared buffers and allowing visibility of shared buffer status
US11973696B2 (en) 2022-01-31 2024-04-30 Mellanox Technologies, Ltd. Allocation of shared reserve memory to queues in a network device
US12375404B2 (en) 2022-08-25 2025-07-29 Mellanox Technologies, Ltd Flow-based congestion control

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6242260A (ja) * 1986-08-01 1987-02-24 Hitachi Ltd 情報処理システムにおける処理方法
JPH01281555A (ja) * 1987-12-22 1989-11-13 Kendall Square Res Corp マルチプロセッサディジタルデータ処理システム
JPH01282940A (ja) * 1988-05-09 1989-11-14 Pfu Ltd メモリクリア方式
JPH03127163A (ja) * 1989-10-12 1991-05-30 Nec Corp マルチプロセッサシステムの分散ファイル制御方式
JPH04117830A (ja) * 1990-09-07 1992-04-17 Toshiba Corp Ｌａｎのデータベース構築方式
JPH04306029A (ja) * 1991-04-02 1992-10-28 Fanuc Ltd 単方向通信における障害装置の特定方法
WO1997006489A1 (en) * 1995-08-07 1997-02-20 Mmc Networks, Inc. Memory interface unit, shared memory switch system and associated method
JPH09269934A (ja) * 1996-04-02 1997-10-14 Hitachi Ltd 共有メモリのデータ一致化方法および伝送システム
JPH10313335A (ja) * 1997-03-11 1998-11-24 Matsushita Electric Ind Co Ltd サーバコンピュータのデータ送出方法、記録媒体、及びサーバコンピュータ
WO1999039478A1 (en) * 1998-02-03 1999-08-05 Allayer Communications Packet switching fabric using a segmented ring with resource reservation protocol

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5226039A (en) 1987-12-22 1993-07-06 Kendall Square Research Corporation Packet routing switch
US5469438A (en) * 1994-01-28 1995-11-21 At&T Ipm Corp. Method of transmitting signals in an extendible local area network
JPH08223195A (ja) * 1994-11-22 1996-08-30 At & T Corp ポート数の拡張が可能なローカル・エリア・ハブ・ネットワーク及びそのポート数拡張方法
CN1149736A (zh) * 1995-06-05 1997-05-14 北京航空航天大学 一种分布式存储器共享管理方法
KR100278016B1 (ko) * 1995-12-26 2001-01-15 윤종용 비동기 전송모드 교환시스템의 스위칭 장치 및 방법
US6185630B1 (en) * 1997-02-14 2001-02-06 Advanced Micro Devices, Inc. Device initializing system with programmable array logic configured to cause non-volatile memory to output address and data information to the device in a prescribed sequence
US6667973B1 (en) * 1998-04-29 2003-12-23 Zhone Technologies, Inc. Flexible SONET access and transmission systems
US6421348B1 (en) * 1998-07-01 2002-07-16 National Semiconductor Corporation High-speed network switch bus
US6546010B1 (en) * 1999-02-04 2003-04-08 Advanced Micro Devices, Inc. Bandwidth efficiency in cascaded scheme
US6553027B1 (en) * 1999-05-21 2003-04-22 Advanced Micro Devices, Inc. Apparatus and method for cascading multiple network switch devices
US6574231B1 (en) * 1999-05-21 2003-06-03 Advanced Micro Devices, Inc. Method and apparatus for queuing data frames in a network switch port
US6501734B1 (en) * 1999-05-24 2002-12-31 Advanced Micro Devices, Inc. Apparatus and method in a network switch for dynamically assigning memory interface slots between gigabit port and expansion port
KR100387704B1 (ko) * 2001-05-15 2003-06-18 엘지전자 주식회사 메모리 버스를 이용한 네트워크 인터페이스 장치

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6242260A (ja) * 1986-08-01 1987-02-24 Hitachi Ltd 情報処理システムにおける処理方法
JPH01281555A (ja) * 1987-12-22 1989-11-13 Kendall Square Res Corp マルチプロセッサディジタルデータ処理システム
JPH01282940A (ja) * 1988-05-09 1989-11-14 Pfu Ltd メモリクリア方式
JPH03127163A (ja) * 1989-10-12 1991-05-30 Nec Corp マルチプロセッサシステムの分散ファイル制御方式
JPH04117830A (ja) * 1990-09-07 1992-04-17 Toshiba Corp Ｌａｎのデータベース構築方式
JPH04306029A (ja) * 1991-04-02 1992-10-28 Fanuc Ltd 単方向通信における障害装置の特定方法
WO1997006489A1 (en) * 1995-08-07 1997-02-20 Mmc Networks, Inc. Memory interface unit, shared memory switch system and associated method
JPH09269934A (ja) * 1996-04-02 1997-10-14 Hitachi Ltd 共有メモリのデータ一致化方法および伝送システム
JPH10313335A (ja) * 1997-03-11 1998-11-24 Matsushita Electric Ind Co Ltd サーバコンピュータのデータ送出方法、記録媒体、及びサーバコンピュータ
WO1999039478A1 (en) * 1998-02-03 1999-08-05 Allayer Communications Packet switching fabric using a segmented ring with resource reservation protocol

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007215125A (ja) * 2006-02-13 2007-08-23 Fuji Heavy Ind Ltd 車両の通信システム

Also Published As

Publication number Publication date
EP1266492A1 (en) 2002-12-18
DE60014178T2 (de) 2005-02-17
CN1425236A (zh) 2003-06-18
EP1266492B1 (en) 2004-09-22
DE60014178D1 (de) 2004-10-28
KR20020079750A (ko) 2002-10-19
TW540206B (en) 2003-07-01
WO2001054355A1 (en) 2001-07-26
CN100401713C (zh) 2008-07-09
KR100708425B1 (ko) 2007-04-18
US6771654B1 (en) 2004-08-03

Similar Documents

Publication Publication Date Title
US6151322A (en) Multiport data switch having data frame VLAN tagging and VLAN stripping
US6804731B1 (en) System, method and article of manufacture for storing an incoming datagram in switch matrix in a switch fabric chipset system
US7401126B2 (en) Transaction switch and network interface adapter incorporating same
US6731631B1 (en) System, method and article of manufacture for updating a switching table in a switch fabric chipset system
JP3412825B2 (ja) データネットワーク上でデータパケットをスイッチングする方法および装置
US6175571B1 (en) Distributed memory switching hub
US6490280B1 (en) Frame assembly in dequeuing block
US6442137B1 (en) Apparatus and method in a network switch for swapping memory access slots between gigabit port and expansion port
JP2003521156A (ja) 単一のリングデータバス接続構成を用いてメモリを共有する装置および方法
EP1045558B1 (en) Very wide memory TDM switching system
JP2000503828A (ja) データネットワーク上でデータパケットをスイッチングする方法および装置
US6633576B1 (en) Apparatus and method for interleaved packet storage
US7596148B2 (en) Receiving data from virtual channels
US6724769B1 (en) Apparatus and method for simultaneously accessing multiple network switch buffers for storage of data units of data frames
US6084878A (en) External rules checker interface
JP2003500927A (ja) プログラム可能メモリアクセススロット割当のための装置および方法
US6741589B1 (en) Apparatus and method for storing data segments in a multiple network switch system using a memory pool
US6724759B1 (en) System, method and article of manufacture for transferring a packet from a port controller to a switch fabric in a switch fabric chipset system
US6501734B1 (en) Apparatus and method in a network switch for dynamically assigning memory interface slots between gigabit port and expansion port
US6574231B1 (en) Method and apparatus for queuing data frames in a network switch port
US6597693B1 (en) Common scalable queuing and dequeuing architecture and method relative to network switch data rate
US6157951A (en) Dual priority chains for data-communication ports in a multi-port bridge for a local area network
US6442168B1 (en) High speed bus structure in a multi-port bridge for a local area network
US6483844B1 (en) Apparatus and method for sharing an external memory between multiple network switches
USRE39026E1 (en) Bus protocol

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070502

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070502

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090528

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090616

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20090915

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20090925

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20091008

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20100330