JP2003132682A5 - - Google Patents

Download PDF

Info

Publication number
JP2003132682A5
JP2003132682A5 JP2002076374A JP2002076374A JP2003132682A5 JP 2003132682 A5 JP2003132682 A5 JP 2003132682A5 JP 2002076374 A JP2002076374 A JP 2002076374A JP 2002076374 A JP2002076374 A JP 2002076374A JP 2003132682 A5 JP2003132682 A5 JP 2003132682A5
Authority
JP
Japan
Prior art keywords
potential
misfet
circuit
memory device
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2002076374A
Other languages
English (en)
Japanese (ja)
Other versions
JP2003132682A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2002076374A priority Critical patent/JP2003132682A/ja
Priority claimed from JP2002076374A external-priority patent/JP2003132682A/ja
Publication of JP2003132682A publication Critical patent/JP2003132682A/ja
Publication of JP2003132682A5 publication Critical patent/JP2003132682A5/ja
Pending legal-status Critical Current

Links

JP2002076374A 2001-08-17 2002-03-19 半導体メモリ装置 Pending JP2003132682A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002076374A JP2003132682A (ja) 2001-08-17 2002-03-19 半導体メモリ装置

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2001248122 2001-08-17
JP2001-248122 2001-08-17
JP2002076374A JP2003132682A (ja) 2001-08-17 2002-03-19 半導体メモリ装置

Publications (2)

Publication Number Publication Date
JP2003132682A JP2003132682A (ja) 2003-05-09
JP2003132682A5 true JP2003132682A5 (enExample) 2005-08-18

Family

ID=26620624

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002076374A Pending JP2003132682A (ja) 2001-08-17 2002-03-19 半導体メモリ装置

Country Status (1)

Country Link
JP (1) JP2003132682A (enExample)

Families Citing this family (69)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI230392B (en) 2001-06-18 2005-04-01 Innovative Silicon Sa Semiconductor device
EP1355316B1 (en) 2002-04-18 2007-02-21 Innovative Silicon SA Data storage device and refreshing method for use with such device
EP1357603A3 (en) 2002-04-18 2004-01-14 Innovative Silicon SA Semiconductor device
US7085153B2 (en) 2003-05-13 2006-08-01 Innovative Silicon S.A. Semiconductor memory cell, array, architecture and device, and method of operating same
US20040228168A1 (en) 2003-05-13 2004-11-18 Richard Ferrant Semiconductor memory device and method of operating same
US6912150B2 (en) 2003-05-13 2005-06-28 Lionel Portman Reference current generator, and method of programming, adjusting and/or operating same
US7335934B2 (en) 2003-07-22 2008-02-26 Innovative Silicon S.A. Integrated circuit device, and method of fabricating same
US7184298B2 (en) 2003-09-24 2007-02-27 Innovative Silicon S.A. Low power programming technique for a floating body memory transistor, memory cell, and memory array
JP4568084B2 (ja) * 2004-10-28 2010-10-27 株式会社東芝 半導体記憶装置
JP4660163B2 (ja) * 2004-10-29 2011-03-30 東芝メモリシステムズ株式会社 半導体記憶装置
US7476939B2 (en) 2004-11-04 2009-01-13 Innovative Silicon Isi Sa Memory cell having an electrically floating body transistor and programming technique therefor
US7251164B2 (en) 2004-11-10 2007-07-31 Innovative Silicon S.A. Circuitry for and method of improving statistical distribution of integrated circuits
WO2006065698A2 (en) 2004-12-13 2006-06-22 William Kenneth Waller Sense amplifier circuitry and architecture to write data into and/or read data from memory cells
US7301803B2 (en) 2004-12-22 2007-11-27 Innovative Silicon S.A. Bipolar reading technique for a memory cell having an electrically floating body transistor
US7606066B2 (en) 2005-09-07 2009-10-20 Innovative Silicon Isi Sa Memory cell and memory cell array having an electrically floating body transistor, and methods of operating same
US7355916B2 (en) 2005-09-19 2008-04-08 Innovative Silicon S.A. Method and circuitry to generate a reference current for reading a memory cell, and device implementing same
US7683430B2 (en) 2005-12-19 2010-03-23 Innovative Silicon Isi Sa Electrically floating body memory cell and array, and method of operating or controlling same
US7542345B2 (en) 2006-02-16 2009-06-02 Innovative Silicon Isi Sa Multi-bit memory cell having electrically floating body transistor, and method of programming and reading same
US7492632B2 (en) 2006-04-07 2009-02-17 Innovative Silicon Isi Sa Memory array having a programmable word length, and method of operating same
US7606098B2 (en) 2006-04-18 2009-10-20 Innovative Silicon Isi Sa Semiconductor memory array architecture with grouped memory cells, and method of controlling same
WO2007128738A1 (en) 2006-05-02 2007-11-15 Innovative Silicon Sa Semiconductor memory cell and array using punch-through to program and read same
US8069377B2 (en) 2006-06-26 2011-11-29 Micron Technology, Inc. Integrated circuit having memory array including ECC and column redundancy and method of operating the same
US7542340B2 (en) 2006-07-11 2009-06-02 Innovative Silicon Isi Sa Integrated circuit including memory array having a segmented bit line architecture and method of controlling and/or operating same
JP4919767B2 (ja) * 2006-11-10 2012-04-18 株式会社東芝 半導体記憶装置
KR101277402B1 (ko) 2007-01-26 2013-06-20 마이크론 테크놀로지, 인코포레이티드 게이트형 바디 영역으로부터 격리되는 소스/드레인 영역을 포함하는 플로팅-바디 ｄｒａｍ 트랜지스터
US8518774B2 (en) 2007-03-29 2013-08-27 Micron Technology, Inc. Manufacturing process for zero-capacitor random access memory circuits
US8064274B2 (en) 2007-05-30 2011-11-22 Micron Technology, Inc. Integrated circuit having voltage generation circuitry for memory cell array, and method of operating and/or controlling same
US8085594B2 (en) 2007-06-01 2011-12-27 Micron Technology, Inc. Reading technique for memory cell with electrically floating body transistor
JP2008310840A (ja) 2007-06-12 2008-12-25 Toshiba Corp 半導体記憶装置
US7969808B2 (en) 2007-07-20 2011-06-28 Samsung Electronics Co., Ltd. Memory cell structures, memory arrays, memory devices, memory controllers, and memory systems, and methods of manufacturing and operating the same
KR20090116088A (ko) 2008-05-06 2009-11-11 삼성전자주식회사 정보 유지 능력과 동작 특성이 향상된 커패시터리스 1ｔ반도체 메모리 소자
WO2009039169A1 (en) 2007-09-17 2009-03-26 Innovative Silicon S.A. Refreshing data of memory cells with electrically floating body transistors
JP5212375B2 (ja) * 2007-09-25 2013-06-19 日本電気株式会社 半導体記憶装置及びデータ判別方法
KR101308048B1 (ko) 2007-10-10 2013-09-12 삼성전자주식회사 반도체 메모리 장치
US8536628B2 (en) 2007-11-29 2013-09-17 Micron Technology, Inc. Integrated circuit having memory cell array including barriers, and method of manufacturing same
US8349662B2 (en) 2007-12-11 2013-01-08 Micron Technology, Inc. Integrated circuit having memory cell array, and method of manufacturing same
KR20090075063A (ko) 2008-01-03 2009-07-08 삼성전자주식회사 플로팅 바디 트랜지스터를 이용한 동적 메모리 셀을 가지는메모리 셀 어레이를 구비하는 반도체 메모리 장치 및 이장치의 동작 방법
US8773933B2 (en) 2012-03-16 2014-07-08 Micron Technology, Inc. Techniques for accessing memory cells
US8014195B2 (en) 2008-02-06 2011-09-06 Micron Technology, Inc. Single transistor memory cell
US8189376B2 (en) 2008-02-08 2012-05-29 Micron Technology, Inc. Integrated circuit having memory cells including gate material having high work function, and method of manufacturing same
US7957206B2 (en) 2008-04-04 2011-06-07 Micron Technology, Inc. Read circuitry for an integrated circuit having memory cells and/or a memory cell array, and method of operating same
US7947543B2 (en) 2008-09-25 2011-05-24 Micron Technology, Inc. Recessed gate silicon-on-insulator floating body device with self-aligned lateral isolation
US7933140B2 (en) 2008-10-02 2011-04-26 Micron Technology, Inc. Techniques for reducing a voltage swing
US7924630B2 (en) 2008-10-15 2011-04-12 Micron Technology, Inc. Techniques for simultaneously driving a plurality of source lines
US8223574B2 (en) 2008-11-05 2012-07-17 Micron Technology, Inc. Techniques for block refreshing a semiconductor memory device
US8213226B2 (en) 2008-12-05 2012-07-03 Micron Technology, Inc. Vertical transistor memory cell and array
KR20100070158A (ko) 2008-12-17 2010-06-25 삼성전자주식회사 커패시터가 없는 동작 메모리 셀을 구비한 반도체 메모리 장치 및 이 장치의 동작 방법
KR101442177B1 (ko) 2008-12-18 2014-09-18 삼성전자주식회사 커패시터 없는 1-트랜지스터 메모리 셀을 갖는 반도체소자의 제조방법들
US8319294B2 (en) 2009-02-18 2012-11-27 Micron Technology, Inc. Techniques for providing a source line plane
US8710566B2 (en) 2009-03-04 2014-04-29 Micron Technology, Inc. Techniques for forming a contact to a buried diffusion layer in a semiconductor memory device
WO2010114890A1 (en) 2009-03-31 2010-10-07 Innovative Silicon Isi Sa Techniques for providing a semiconductor memory device
US8139418B2 (en) 2009-04-27 2012-03-20 Micron Technology, Inc. Techniques for controlling a direct injection semiconductor memory device
US8508994B2 (en) 2009-04-30 2013-08-13 Micron Technology, Inc. Semiconductor device with floating gate and electrically floating body
US8498157B2 (en) 2009-05-22 2013-07-30 Micron Technology, Inc. Techniques for providing a direct injection semiconductor memory device
US8537610B2 (en) 2009-07-10 2013-09-17 Micron Technology, Inc. Techniques for providing a semiconductor memory device
US9076543B2 (en) 2009-07-27 2015-07-07 Micron Technology, Inc. Techniques for providing a direct injection semiconductor memory device
US8199595B2 (en) 2009-09-04 2012-06-12 Micron Technology, Inc. Techniques for sensing a semiconductor memory device
CN102612749B (zh) 2009-11-06 2015-04-01 株式会社半导体能源研究所 半导体器件
US8174881B2 (en) 2009-11-24 2012-05-08 Micron Technology, Inc. Techniques for reducing disturbance in a semiconductor device
US8310893B2 (en) 2009-12-16 2012-11-13 Micron Technology, Inc. Techniques for reducing impact of array disturbs in a semiconductor memory device
US8416636B2 (en) 2010-02-12 2013-04-09 Micron Technology, Inc. Techniques for controlling a semiconductor memory device
US8411513B2 (en) 2010-03-04 2013-04-02 Micron Technology, Inc. Techniques for providing a semiconductor memory device having hierarchical bit lines
US8576631B2 (en) 2010-03-04 2013-11-05 Micron Technology, Inc. Techniques for sensing a semiconductor memory device
US8369177B2 (en) 2010-03-05 2013-02-05 Micron Technology, Inc. Techniques for reading from and/or writing to a semiconductor memory device
EP3511982A1 (en) 2010-03-15 2019-07-17 Micron Technology, Inc. Techniques for providing a semiconductor memory device
US8411524B2 (en) 2010-05-06 2013-04-02 Micron Technology, Inc. Techniques for refreshing a semiconductor memory device
US8531878B2 (en) 2011-05-17 2013-09-10 Micron Technology, Inc. Techniques for providing a semiconductor memory device
US9559216B2 (en) 2011-06-06 2017-01-31 Micron Technology, Inc. Semiconductor memory device and method for biasing same
KR20150047502A (ko) * 2012-08-29 2015-05-04 피에스4 뤽스코 에스.에이.알.엘. 미사용 워드선을 리프레쉬하는 사이리스터 메모리 또는 fbc 메모리

Similar Documents

Publication Publication Date Title
JP2003132682A5 (enExample)
JP2009543267A5 (enExample)
JP2006528403A5 (enExample)
TW200627476A (en) Page-buffer and non-volatile semiconductor memory including page buffer
US20170365342A1 (en) Memory as a programmable logic device
JP2003151282A5 (enExample)
TW200629295A (en) Memory bit line segment isolation
SG134992A1 (en) A new design concept for sram read margin
JP2012252765A5 (ja) 半導体装置
WO2001065567A3 (en) Selective erasure of a non-volatile memory cell of a flash memory device
EP1612806A3 (en) Semiconductor memory device
JP2008257833A (ja) センス増幅回路およびセンス増幅方法
JP2003204001A5 (enExample)
US9646684B1 (en) PCM memory with margin current addition and related methods
DE50000882D1 (de) Speicheranordnung mit adressverwürfelung
JP2003303492A5 (enExample)
TW200509131A (en) Semiconductor memory device
TW200612430A (en) Semiconductor memory device and package thereof, and memory card using the same
CN1615527A (zh) 半导体集成电路
TW363189B (en) Semiconductor non-volatile memory apparatus and the computer system to make use of the apparatus
SG131754A1 (en) Semiconductor storage device and information apparatus
DE59706533D1 (de) Einzelelektron-Speicherzellenanordnung
US9019788B2 (en) Techniques for accessing memory cells
TW200518108A (en) Integrated circuit memory devices and operating methods that are configured to output data bits at a lower rate in a test mode of operation
JP2013037746A5 (enExample)