JP2002182977A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2002182977A5 JP2002182977A5 JP2001329766A JP2001329766A JP2002182977A5 JP 2002182977 A5 JP2002182977 A5 JP 2002182977A5 JP 2001329766 A JP2001329766 A JP 2001329766A JP 2001329766 A JP2001329766 A JP 2001329766A JP 2002182977 A5 JP2002182977 A5 JP 2002182977A5
- Authority
- JP
- Japan
- Prior art keywords
- memory
- checksum
- addresses
- mapping
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000013507 mapping Methods 0.000 claims 16
- 238000000034 method Methods 0.000 claims 6
- 230000004044 response Effects 0.000 claims 3
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/699,877 US6807602B1 (en) | 2000-10-30 | 2000-10-30 | System and method for mapping bus addresses to memory locations utilizing access keys and checksums |
| US699877 | 2000-10-30 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2002182977A JP2002182977A (ja) | 2002-06-28 |
| JP2002182977A5 true JP2002182977A5 (cg-RX-API-DMAC7.html) | 2005-07-07 |
| JP4065674B2 JP4065674B2 (ja) | 2008-03-26 |
Family
ID=24811290
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2001329766A Expired - Fee Related JP4065674B2 (ja) | 2000-10-30 | 2001-10-26 | データ記憶システムおよび方法 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6807602B1 (cg-RX-API-DMAC7.html) |
| JP (1) | JP4065674B2 (cg-RX-API-DMAC7.html) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7069397B2 (en) * | 2003-04-15 | 2006-06-27 | Sun Microsystems, Inc | Stream based memory manager with function specific hardware logic for accessing data as a stream in memory |
| JP4624732B2 (ja) * | 2003-07-16 | 2011-02-02 | パナソニック株式会社 | アクセス方法 |
| CN101069211A (zh) * | 2004-11-23 | 2007-11-07 | 高效存储技术公司 | 分页存储器及其智能存储器区段的交错寻址的多次缩略的方法和装置 |
| US8190809B2 (en) * | 2004-11-23 | 2012-05-29 | Efficient Memory Technology | Shunted interleave for accessing plural memory banks, particularly those having partially accessed cells containing data for cache lines |
| CA2542068C (en) * | 2005-04-05 | 2016-01-26 | Dxstorm.Com Inc. | Electronic balance checking and credit approval system for use in conducting electronic transactions |
| TWM279718U (en) * | 2005-07-08 | 2005-11-01 | Inst Of Occupational Safety & Health Council Of Labor Affairs | Air-isolator fume hood |
| US10949546B2 (en) * | 2017-08-02 | 2021-03-16 | Samsung Electronics Co., Ltd. | Security devices, electronic devices and methods of operating electronic devices |
Family Cites Families (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3825903A (en) * | 1973-04-30 | 1974-07-23 | Ibm | Automatic switching of storage protect keys |
| JPS59157887A (ja) | 1983-02-28 | 1984-09-07 | Hitachi Ltd | 情報処理装置 |
| US5230045A (en) | 1986-11-12 | 1993-07-20 | Xerox Corporation | Multiple address space system including address translator for receiving virtual addresses from bus and providing real addresses on the bus |
| US4849978A (en) | 1987-07-02 | 1989-07-18 | International Business Machines Corporation | Memory unit backup using checksum |
| US5007053A (en) * | 1988-11-30 | 1991-04-09 | International Business Machines Corporation | Method and apparatus for checksum address generation in a fail-safe modular memory |
| US5293607A (en) * | 1991-04-03 | 1994-03-08 | Hewlett-Packard Company | Flexible N-way memory interleaving |
| US5163096A (en) * | 1991-06-06 | 1992-11-10 | International Business Machines Corporation | Storage protection utilizing public storage key control |
| US5627987A (en) * | 1991-11-29 | 1997-05-06 | Kabushiki Kaisha Toshiba | Memory management and protection system for virtual memory in computer system |
| US5479624A (en) * | 1992-10-14 | 1995-12-26 | Lee Research, Inc. | High-performance interleaved memory system comprising a prime number of memory modules |
| US5446691A (en) | 1994-03-15 | 1995-08-29 | Shablamm! Computer Inc. | Interleave technique for accessing digital memory |
| US5530837A (en) * | 1994-03-28 | 1996-06-25 | Hewlett-Packard Co. | Methods and apparatus for interleaving memory transactions into an arbitrary number of banks |
| US5898710A (en) * | 1995-06-06 | 1999-04-27 | Globespan Technologies, Inc. | Implied interleaving, a family of systematic interleavers and deinterleavers |
| US5761695A (en) | 1995-09-19 | 1998-06-02 | Hitachi, Ltd. | Cache memory control method and apparatus, and method and apparatus for controlling memory capable of interleave control |
| US5900019A (en) * | 1996-05-23 | 1999-05-04 | International Business Machines Corporation | Apparatus for protecting memory storage blocks from I/O accesses |
| JP3761635B2 (ja) | 1996-07-12 | 2006-03-29 | 株式会社ダックス | メモリボード、メモリアクセス方法及びメモリアクセス装置 |
| US6381668B1 (en) * | 1997-03-21 | 2002-04-30 | International Business Machines Corporation | Address mapping for system memory |
| US6081876A (en) * | 1997-09-22 | 2000-06-27 | Hewlett-Packard Company | Memory error containment in network cache environment via restricted access |
-
2000
- 2000-10-30 US US09/699,877 patent/US6807602B1/en not_active Expired - Fee Related
-
2001
- 2001-10-26 JP JP2001329766A patent/JP4065674B2/ja not_active Expired - Fee Related