JP2002109886A - 半導体記憶装置 - Google Patents

半導体記憶装置

Info

Publication number
JP2002109886A
JP2002109886A JP2000296081A JP2000296081A JP2002109886A JP 2002109886 A JP2002109886 A JP 2002109886A JP 2000296081 A JP2000296081 A JP 2000296081A JP 2000296081 A JP2000296081 A JP 2000296081A JP 2002109886 A JP2002109886 A JP 2002109886A
Authority
JP
Japan
Prior art keywords
data
signal
transfer
circuit
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2000296081A
Other languages
English (en)
Japanese (ja)
Other versions
JP2002109886A5 (enExample
Inventor
Manami Takahashi
真奈美 高橋
Kazuhide Yonetani
和英 米谷
Masaru Koyanagi
勝 小柳
Toshiki Hisada
俊記 久田
Katsuki Matsudera
克樹 松寺
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP2000296081A priority Critical patent/JP2002109886A/ja
Priority to US09/963,805 priority patent/US6510087B2/en
Publication of JP2002109886A publication Critical patent/JP2002109886A/ja
Publication of JP2002109886A5 publication Critical patent/JP2002109886A5/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/106—Data output latches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1036—Read-write modes for single port memories, i.e. having either a random port or a serial port using data shift registers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1069—I/O lines read out arrangements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/10—Aspects relating to interfaces of memory device to external buses
    • G11C2207/108—Wide data ports
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22—Control and timing of internal memory operations
    • G11C2207/2281—Timing of a read operation

Landscapes

  • Dram (AREA)
  • Static Random-Access Memory (AREA)
JP2000296081A 2000-09-28 2000-09-28 半導体記憶装置 Pending JP2002109886A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2000296081A JP2002109886A (ja) 2000-09-28 2000-09-28 半導体記憶装置
US09/963,805 US6510087B2 (en) 2000-09-28 2001-09-25 Semiconductor memory device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000296081A JP2002109886A (ja) 2000-09-28 2000-09-28 半導体記憶装置

Publications (2)

Publication Number Publication Date
JP2002109886A true JP2002109886A (ja) 2002-04-12
JP2002109886A5 JP2002109886A5 (enExample) 2007-09-20

Family

ID=18778407

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000296081A Pending JP2002109886A (ja) 2000-09-28 2000-09-28 半導体記憶装置

Country Status (2)

Country Link
US (1) US6510087B2 (enExample)
JP (1) JP2002109886A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003044350A (ja) * 2001-07-30 2003-02-14 Elpida Memory Inc レジスタ、メモリモジュール及びメモリシステム
US6801144B2 (en) 2002-10-04 2004-10-05 Kabushiki Kaisha Toshiba Semiconductor memory device inputting/outputting data synchronously with clock signal

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003044349A (ja) * 2001-07-30 2003-02-14 Elpida Memory Inc レジスタ及び信号生成方法
JP2003272382A (ja) * 2002-03-20 2003-09-26 Mitsubishi Electric Corp 半導体記憶装置
JP2005182939A (ja) * 2003-12-22 2005-07-07 Toshiba Corp 半導体記憶装置
JP2007311007A (ja) * 2006-05-22 2007-11-29 Toshiba Corp 半導体記憶装置
US8327207B2 (en) * 2010-06-09 2012-12-04 International Business Machines Corporation Memory testing system

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01260694A (ja) * 1988-04-12 1989-10-17 Mitsubishi Electric Corp 半導体記憶装置

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4817054A (en) * 1985-12-04 1989-03-28 Advanced Micro Devices, Inc. High speed RAM based data serializers
US5200925A (en) * 1988-07-29 1993-04-06 Mitsubishi Denki Kabushiki Kaisha Serial access semiconductor memory device and operating method therefor
JP3992757B2 (ja) 1991-04-23 2007-10-17 テキサス インスツルメンツ インコーポレイテツド マイクロプロセッサと同期するメモリ、及びデータプロセッサ、同期メモリ、周辺装置とシステムクロックを含むシステム
US5305281A (en) * 1992-08-06 1994-04-19 National Semiconductor Corporation Multiple array memory device with staggered read/write for high speed data access
JP2000048566A (ja) * 1998-07-29 2000-02-18 Mitsubishi Electric Corp 同期型半導体記憶装置
JP3557114B2 (ja) 1998-12-22 2004-08-25 株式会社東芝 半導体記憶装置

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01260694A (ja) * 1988-04-12 1989-10-17 Mitsubishi Electric Corp 半導体記憶装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003044350A (ja) * 2001-07-30 2003-02-14 Elpida Memory Inc レジスタ、メモリモジュール及びメモリシステム
US6801144B2 (en) 2002-10-04 2004-10-05 Kabushiki Kaisha Toshiba Semiconductor memory device inputting/outputting data synchronously with clock signal

Also Published As

Publication number Publication date
US20020036928A1 (en) 2002-03-28
US6510087B2 (en) 2003-01-21

Similar Documents

Publication Publication Date Title
JP3945793B2 (ja) 同期型半導体メモリ装置のデータ入力回路
KR100396944B1 (ko) 반도체 기억 장치 및 그를 이용한 메모리 시스템
KR100823804B1 (ko) 반도체 기억 장치
US8027203B2 (en) Pipe latch circuit of multi-bit prefetch-type semiconductor memory device with improved structure
KR100753698B1 (ko) 메모리 디바이스 및 데이터 교환 방법
CN109712661B (zh) 半导体存储器装置和包括半导体存储器装置的存储器系统
KR100933806B1 (ko) 반도체 메모리장치
JP2003077276A (ja) 半導体メモリ
KR100495917B1 (ko) 고속 데이터 출력을 위한 파이프래치 회로
JP4145984B2 (ja) 半導体記憶装置
KR20120109841A (ko) 메모리 장치 및 이를 포함하는 메모리 시스템
JP2002109886A (ja) 半導体記憶装置
US9152594B2 (en) Semiconductor memory device for high speed reading and writing
JP2009087485A (ja) 半導体装置
WO2002019129A3 (en) Method and apparatus for connecting a massively parallel processor array to a memory array in a bit serial manner
US6801144B2 (en) Semiconductor memory device inputting/outputting data synchronously with clock signal
JP4819325B2 (ja) 集積回路装置及びその動作方法
KR100532444B1 (ko) Ｎ 비트 프리패치 구조로 2ｎ 비트 프리패치 스킴을구현하는 메모리 장치 및 이 메모리 장치의 2ｎ 비트프리패치 방법 및 자동 프리차아지 방법
US7376041B2 (en) Semiconductor memory device and data read and write method of the same
JP2008527604A (ja) 接近パッドオーダリングロジック
KR100801709B1 (ko) 메모리 모듈 및 이를 구비한 메모리 시스템
KR20000046821A (ko) 메모리의 리드/라이트 제어회로
JPH07307090A (ja) 半導体記憶装置
KR100837811B1 (ko) 데이터 변환 회로 및 이를 이용한 반도체 메모리 장치
JPH0240192A (ja) シリアルアクセス動作の可能な半導体記憶装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070807

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070807

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100615

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100622

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20101026