JP2000339058A - クロック分解能拡張装置 - Google Patents
クロック分解能拡張装置Info
- Publication number
- JP2000339058A JP2000339058A JP2000098111A JP2000098111A JP2000339058A JP 2000339058 A JP2000339058 A JP 2000339058A JP 2000098111 A JP2000098111 A JP 2000098111A JP 2000098111 A JP2000098111 A JP 2000098111A JP 2000339058 A JP2000339058 A JP 2000339058A
- Authority
- JP
- Japan
- Prior art keywords
- time
- value
- correction
- clock
- trigger signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G04—HOROLOGY
- G04F—TIME-INTERVAL MEASURING
- G04F10/00—Apparatus for measuring unknown time intervals by electric means
- G04F10/06—Apparatus for measuring unknown time intervals by electric means by measuring phase
-
- G—PHYSICS
- G04—HOROLOGY
- G04F—TIME-INTERVAL MEASURING
- G04F1/00—Apparatus which can be set and started to measure-off predetermined or adjustably-fixed time intervals without driving mechanisms, e.g. egg timers
- G04F1/005—Apparatus which can be set and started to measure-off predetermined or adjustably-fixed time intervals without driving mechanisms, e.g. egg timers using electronic timing, e.g. counting means
-
- G—PHYSICS
- G04—HOROLOGY
- G04G—ELECTRONIC TIME-PIECES
- G04G3/00—Producing timing pulses
- G04G3/02—Circuits for deriving low frequency timing pulses from pulses of higher frequency
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Pulse Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US281865 | 1999-03-31 | ||
| US09/281,865 US6252445B1 (en) | 1999-03-31 | 1999-03-31 | Method and apparatus for extending a resolution of a clock |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2000339058A true JP2000339058A (ja) | 2000-12-08 |
| JP2000339058A5 JP2000339058A5 (enExample) | 2007-05-24 |
Family
ID=23079093
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000098111A Pending JP2000339058A (ja) | 1999-03-31 | 2000-03-31 | クロック分解能拡張装置 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US6252445B1 (enExample) |
| EP (1) | EP1041469A3 (enExample) |
| JP (1) | JP2000339058A (enExample) |
Families Citing this family (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7114091B2 (en) * | 2002-03-18 | 2006-09-26 | National Instruments Corporation | Synchronization of distributed systems |
| US7379480B2 (en) * | 2003-01-16 | 2008-05-27 | Rockwell Automation Technologies, Inc. | Fast frequency adjustment method for synchronizing network clocks |
| KR100720216B1 (ko) * | 2003-02-20 | 2007-05-21 | 자링크 세미컨덕터, 인크 | 패킷화 네트워크 상에서 기준 클록을 위한 분배 수단을 제공하는 방법 및 그를 이용한 패킷 네트워크 |
| US8432942B1 (en) | 2003-05-16 | 2013-04-30 | Apple Inc. | Providing a timing source for multiple nodes coupled to a circuit-switched network |
| EP1653618A3 (en) * | 2004-10-29 | 2008-05-28 | STMicroelectronics Pvt. Ltd. | A PWM generator providing improved duty cycle resolution |
| JP4795032B2 (ja) * | 2006-01-30 | 2011-10-19 | エルピーダメモリ株式会社 | タイミング調整回路及び半導体装置 |
| US20080031283A1 (en) * | 2006-08-07 | 2008-02-07 | Martin Curran-Gray | Time synchronization for network aware devices |
| US8559412B1 (en) | 2007-12-31 | 2013-10-15 | Rockstar Consortium Us Lp | Communication time information in a network to enable synchronization |
| US9756153B2 (en) | 2011-06-01 | 2017-09-05 | Finite State Research Llc | Method for improving accuracy in computation of one-way transfer time for network time synchronization |
| EP2709298B1 (en) | 2012-09-18 | 2018-07-11 | Omicron electronics GmbH | Synchronization method and electronic apparatus using redundant links |
| US9628209B2 (en) | 2013-01-17 | 2017-04-18 | Viavi Solutions Inc. | Time synchronization in distributed network testing equipment |
| US9759703B2 (en) | 2013-09-27 | 2017-09-12 | Li-Cor, Inc. | Systems and methods for measuring gas flux |
| US20160006526A1 (en) * | 2014-07-03 | 2016-01-07 | Qualcomm Incorporated | Systems and methods of network clock comparison |
| US10863431B2 (en) * | 2014-11-06 | 2020-12-08 | Qualcomm Incorporated | Systems and methods for synchronization within a neighborhood aware network |
| US10848160B2 (en) | 2018-07-10 | 2020-11-24 | Aerotech, Inc. | Devices, systems, and methods for reducing jitter in control systems |
| EP3839695A1 (en) | 2019-12-19 | 2021-06-23 | Microsoft Technology Licensing, LLC | Method and apparatus for synchronizing two systems |
| GB2612009B (en) * | 2021-07-13 | 2023-10-18 | Nordic Semiconductor Asa | Synchronised multi-processor operating system timer |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4439046A (en) * | 1982-09-07 | 1984-03-27 | Motorola Inc. | Time interpolator |
| US4516861A (en) * | 1983-10-07 | 1985-05-14 | Sperry Corporation | High resolution and high accuracy time interval generator |
| GB8717173D0 (en) * | 1987-07-21 | 1987-08-26 | Logic Replacement Technology L | Time measurement apparatus |
| US5199008A (en) * | 1990-03-14 | 1993-03-30 | Southwest Research Institute | Device for digitally measuring intervals of time |
| US5552745A (en) * | 1994-09-21 | 1996-09-03 | International Business Machines Corporation | Self-resetting CMOS multiplexer with static output driver |
| US5552878A (en) * | 1994-11-03 | 1996-09-03 | Mcdonnell Douglas Corporation | Electronic vernier for laser range finder |
-
1999
- 1999-03-31 US US09/281,865 patent/US6252445B1/en not_active Expired - Lifetime
-
2000
- 2000-03-29 EP EP00106753A patent/EP1041469A3/en not_active Withdrawn
- 2000-03-31 JP JP2000098111A patent/JP2000339058A/ja active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| EP1041469A2 (en) | 2000-10-04 |
| EP1041469A3 (en) | 2006-09-06 |
| US6252445B1 (en) | 2001-06-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2000339058A (ja) | クロック分解能拡張装置 | |
| JP3639000B2 (ja) | 位相合わせ装置及び遅延制御回路 | |
| JP2777982B2 (ja) | パルス幅変調回路 | |
| US20250310229A1 (en) | Circuit and Method for Timestamp Jitter Reduction | |
| US5159337A (en) | Self-aligning sampling system and logic analyzer comprising a number of such sampling systems | |
| JPH0993120A (ja) | ディジタルカウンタおよびディジタルpll回路 | |
| JPH0683192B2 (ja) | 同期デジタル列のジツタを、そのビツトレ−トを回復すべく減少させる方法及び装置 | |
| US7602875B2 (en) | Sampling rate conversion method and apparatus | |
| KR19980080306A (ko) | 완전 디지털 클럭 신디사이저 | |
| US7668891B2 (en) | Adjustable time accumulator | |
| US7072920B2 (en) | Method and apparatus for digital frequency conversion | |
| US6996201B2 (en) | Data receiving system robust against jitter of clock | |
| US6535044B2 (en) | Clock signal generator | |
| JP3204175B2 (ja) | クロック位相同期回路 | |
| JP3177394B2 (ja) | ディジタルpll回路 | |
| JP4143703B2 (ja) | デジタル演算処理方法 | |
| JP3163244B2 (ja) | 多位相補間を用いてパルス幅をディジタル値に変換する回路 | |
| JPH09181777A (ja) | 入力信号同期処理装置 | |
| JPH1041794A (ja) | クロック位相調整回路 | |
| KR960014531B1 (ko) | 디지탈 파형 발생기에 있어서 표본화 주파수 채배회로 | |
| JP2943852B2 (ja) | クロック同期回路 | |
| JPH05260107A (ja) | 直交検波器 | |
| JPH03255743A (ja) | ビット同期回路 | |
| JPH057136A (ja) | 信号発生装置 | |
| JPH081572B2 (ja) | 同期化回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070330 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20070330 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090528 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20091113 |