JP2000124450A5 - - Google Patents

Download PDF

Info

Publication number
JP2000124450A5
JP2000124450A5 JP1998290528A JP29052898A JP2000124450A5 JP 2000124450 A5 JP2000124450 A5 JP 2000124450A5 JP 1998290528 A JP1998290528 A JP 1998290528A JP 29052898 A JP29052898 A JP 29052898A JP 2000124450 A5 JP2000124450 A5 JP 2000124450A5
Authority
JP
Japan
Prior art keywords
region
semiconductor device
contact plug
type
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1998290528A
Other languages
English (en)
Japanese (ja)
Other versions
JP2000124450A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP10290528A priority Critical patent/JP2000124450A/ja
Priority claimed from JP10290528A external-priority patent/JP2000124450A/ja
Priority to US09/285,044 priority patent/US6064099A/en
Publication of JP2000124450A publication Critical patent/JP2000124450A/ja
Publication of JP2000124450A5 publication Critical patent/JP2000124450A5/ja
Pending legal-status Critical Current

Links

JP10290528A 1998-10-13 1998-10-13 半導体装置 Pending JP2000124450A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP10290528A JP2000124450A (ja) 1998-10-13 1998-10-13 半導体装置
US09/285,044 US6064099A (en) 1998-10-13 1999-04-01 Layout of well contacts and source contacts of a semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10290528A JP2000124450A (ja) 1998-10-13 1998-10-13 半導体装置

Publications (2)

Publication Number Publication Date
JP2000124450A JP2000124450A (ja) 2000-04-28
JP2000124450A5 true JP2000124450A5 (enExample) 2005-12-02

Family

ID=17757204

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10290528A Pending JP2000124450A (ja) 1998-10-13 1998-10-13 半導体装置

Country Status (2)

Country Link
US (1) US6064099A (enExample)
JP (1) JP2000124450A (enExample)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW411624B (en) * 1998-03-21 2000-11-11 Shiu Ching Shiang Structure, operation and manufacturing method of flash memory cell through channel writing and erasing
JP4091304B2 (ja) * 2002-01-07 2008-05-28 セイコーインスツル株式会社 半導体集積回路の製造方法及び半導体集積回路
US7112856B2 (en) * 2002-07-12 2006-09-26 Samsung Electronics Co., Ltd. Semiconductor device having a merged region and method of fabrication
TW594945B (en) * 2003-09-05 2004-06-21 Powerchip Semiconductor Corp Flash memory cell and manufacturing method thereof
US7140310B2 (en) * 2003-11-18 2006-11-28 Cnh Canada, Ltd. System and method for distributing multiple materials from an agricultural vehicle
JP2007258314A (ja) * 2006-03-22 2007-10-04 Seiko Npc Corp 半導体装置の製造方法及び半導体装置
JP2010245196A (ja) * 2009-04-02 2010-10-28 Elpida Memory Inc 半導体装置およびその製造方法
JP5434501B2 (ja) * 2009-11-13 2014-03-05 富士通セミコンダクター株式会社 Mosトランジスタおよび半導体集積回路装置、半導体装置
US9553011B2 (en) * 2012-12-28 2017-01-24 Texas Instruments Incorporated Deep trench isolation with tank contact grounding
JP6972691B2 (ja) * 2017-06-19 2021-11-24 富士電機株式会社 半導体装置および半導体装置の製造方法
JP2023170727A (ja) * 2022-05-20 2023-12-01 ソニーセミコンダクタソリューションズ株式会社 半導体装置及び電子機器
WO2025104997A1 (ja) * 2023-11-17 2025-05-22 ソニーセミコンダクタソリューションズ株式会社 半導体装置及び電子機器

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4621276A (en) * 1984-05-24 1986-11-04 Texas Instruments Incorporated Buried contacts for N and P channel devices in an SOI-CMOS process using a single N+polycrystalline silicon layer
US4647956A (en) * 1985-02-12 1987-03-03 Cypress Semiconductor Corp. Back biased CMOS device with means for eliminating latchup
US4905073A (en) * 1987-06-22 1990-02-27 At&T Bell Laboratories Integrated circuit with improved tub tie
JPH0923006A (ja) * 1995-07-06 1997-01-21 Rohm Co Ltd 半導体装置
JPH1074843A (ja) * 1996-06-28 1998-03-17 Toshiba Corp 多電源集積回路および多電源集積回路システム

Similar Documents

Publication Publication Date Title
JP5487304B2 (ja) 半導体装置およびその製造方法
US8455354B2 (en) Layouts of POLY cut openings overlapping active regions
US6468857B2 (en) Method for forming a semiconductor device having a plurality of circuits parts
US6638799B2 (en) Method for manufacturing a semiconductor device having a silicon on insulator substrate
US8324678B2 (en) Semiconductor device and method of manufacturing the same
KR20030014158A (ko) 반도체 기억 장치 및 그 제조 방법
US7939397B2 (en) Method of manufacturing semiconductor device
US20030049905A1 (en) Method of manufacturing semiconductor device
US20080280407A1 (en) Cmos device with dual polycide gates and method of manufacturing the same
JP2000124450A5 (enExample)
US6064099A (en) Layout of well contacts and source contacts of a semiconductor device
JP5005241B2 (ja) 半導体装置及びその製造方法
KR100676347B1 (ko) 에미터-베이스 접합이 보호된 바이폴라 접합 트랜지스터를포함하는 반도체 장치
US6730971B2 (en) Semiconductor devices and methods of fabricating the same
JP4266089B2 (ja) 半導体記憶装置の製造方法
EP0892430B1 (en) Process for manufacturing an integrated circuit comprising an array of memory cells
JP5155617B2 (ja) 半導体装置およびその製造方法
US20080157227A1 (en) Semiconductor device and manufacturing process therefor
KR100294775B1 (ko) 반도체장치및그의제조방법
US6849904B2 (en) Efficient source diffusion interconnect, MOS transistor and standard cell layout utilizing same
US20030015751A1 (en) Semiconductor memory device including memory cells and peripheral circuits and method for manufacturing the same
US20130146964A1 (en) Method of producing a semiconductor device and semiconductor device
JP4417445B2 (ja) 半導体装置及びその製造方法
JP3845238B2 (ja) 半導体装置の製造方法
JP2003007849A (ja) 2入力norゲート及びその製造方法