IT8406633A0 - Tico e semiconduttore processo per la formazione di uno strato sepolto e di una regione di collettore in un dispositivo monoli - Google Patents
Tico e semiconduttore processo per la formazione di uno strato sepolto e di una regione di collettore in un dispositivo monoliInfo
- Publication number
- IT8406633A0 IT8406633A0 IT8406633A IT663384A IT8406633A0 IT 8406633 A0 IT8406633 A0 IT 8406633A0 IT 8406633 A IT8406633 A IT 8406633A IT 663384 A IT663384 A IT 663384A IT 8406633 A0 IT8406633 A0 IT 8406633A0
- Authority
- IT
- Italy
- Prior art keywords
- tico
- formation
- single device
- buried layer
- collector region
- Prior art date
Links
- 230000015572 biosynthetic process Effects 0.000 title 1
- 239000004065 semiconductor Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
- H01L21/2205—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities from the substrate during epitaxy, e.g. autodoping; Preventing or using autodoping
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/74—Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8222—Bipolar technology
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Bipolar Integrated Circuits (AREA)
- Bipolar Transistors (AREA)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IT8406633A IT1214808B (it) | 1984-12-20 | 1984-12-20 | Tico e semiconduttore processo per la formazione di uno strato sepolto e di una regione di collettore in un dispositivo monoli |
FR8518395A FR2575330B1 (fr) | 1984-12-20 | 1985-12-12 | Procede pour la formation d'une couche enterree et d'une region de collecteur dans un dispositif monolithique a semi-conducteur |
GB08530729A GB2169444B (en) | 1984-12-20 | 1985-12-13 | Improvements in or relating to methods of making semiconductor devices |
DE3545040A DE3545040C2 (de) | 1984-12-20 | 1985-12-19 | Verfahren zur Herstellung einer vergrabenen Schicht und einer Kollektorzone in einer monolithischen Halbleitervorrichtung |
US06/811,754 US4721684A (en) | 1984-12-20 | 1985-12-20 | Method for forming a buried layer and a collector region in a monolithic semiconductor device |
JP60285844A JPS61181161A (ja) | 1984-12-20 | 1985-12-20 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IT8406633A IT1214808B (it) | 1984-12-20 | 1984-12-20 | Tico e semiconduttore processo per la formazione di uno strato sepolto e di una regione di collettore in un dispositivo monoli |
Publications (2)
Publication Number | Publication Date |
---|---|
IT8406633A0 true IT8406633A0 (it) | 1984-12-20 |
IT1214808B IT1214808B (it) | 1990-01-18 |
Family
ID=11121628
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IT8406633A IT1214808B (it) | 1984-12-20 | 1984-12-20 | Tico e semiconduttore processo per la formazione di uno strato sepolto e di una regione di collettore in un dispositivo monoli |
Country Status (6)
Country | Link |
---|---|
US (1) | US4721684A (it) |
JP (1) | JPS61181161A (it) |
DE (1) | DE3545040C2 (it) |
FR (1) | FR2575330B1 (it) |
GB (1) | GB2169444B (it) |
IT (1) | IT1214808B (it) |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4936928A (en) * | 1985-11-27 | 1990-06-26 | Raytheon Company | Semiconductor device |
IT1215024B (it) * | 1986-10-01 | 1990-01-31 | Sgs Microelettronica Spa | Processo per la formazione di un dispositivo monolitico a semiconduttore di alta tensione |
US4855244A (en) * | 1987-07-02 | 1989-08-08 | Texas Instruments Incorporated | Method of making vertical PNP transistor in merged bipolar/CMOS technology |
IT1221587B (it) * | 1987-09-07 | 1990-07-12 | S G S Microelettronics Spa | Procedimento di fabbricazione di un dispositivo integrato monolitico a semiconduttore avente strati epitas siali a bassa concentrazione di impurita' |
USRE38510E1 (en) * | 1987-12-22 | 2004-05-04 | Stmicroelectronics Srl | Manufacturing process for a monolithic semiconductor device comprising at least one transistor of an integrated control circuit and one power transistor integrated on the same chip |
IT1217323B (it) * | 1987-12-22 | 1990-03-22 | Sgs Microelettronica Spa | Struttura integrata di transistor bipolare di potenza di alta tensione e di transistor mos di potenza di bassa tensione nella configurazione"emitter switching"e relativo processo di fabbricazione |
IT1217322B (it) * | 1987-12-22 | 1990-03-22 | Sgs Microelettronica Spa | Procedimento di fabbricazione di un dispositivo nonolitico a semiconduttope comprendente almeno un transistor di un circuito integrato di comando e un transistor di rotenza in tegrato nella stessa piastrina |
USRE35642E (en) * | 1987-12-22 | 1997-10-28 | Sgs-Thomson Microelectronics, S.R.L. | Integrated high-voltage bipolar power transistor and low voltage MOS power transistor structure in the emitter switching configuration and relative manufacturing process |
US5246871A (en) * | 1989-06-16 | 1993-09-21 | Sgs-Thomson Microelectronics S.R.L. | Method of manufacturing a semiconductor device comprising a control circuit and a power stage with a vertical current flow, integrated in monolithic form on a single chip |
US5024967A (en) * | 1989-06-30 | 1991-06-18 | At&T Bell Laboratories | Doping procedures for semiconductor devices |
US5262345A (en) * | 1990-01-25 | 1993-11-16 | Analog Devices, Inc. | Complimentary bipolar/CMOS fabrication method |
EP0439899A3 (en) * | 1990-01-25 | 1991-11-06 | Precision Monolithics Inc. | Complementary bipolar transistors compatible with cmos process |
IT1241050B (it) * | 1990-04-20 | 1993-12-29 | Cons Ric Microelettronica | Processo di formazione di una regione sepolta di drain o di collettore in dispositivi monolitici a semiconduttore. |
US5144409A (en) * | 1990-09-05 | 1992-09-01 | Yale University | Isotopically enriched semiconductor devices |
US5442191A (en) * | 1990-09-05 | 1995-08-15 | Yale University | Isotopically enriched semiconductor devices |
DE69125390T2 (de) * | 1991-07-03 | 1997-08-28 | Cons Ric Microelettronica | Laterale Bipolartransistorstruktur mit integriertem Kontrollschaltkreis und integriertem Leistungstransistor und deren Herstellungsprozess |
US5633180A (en) * | 1995-06-01 | 1997-05-27 | Harris Corporation | Method of forming P-type islands over P-type buried layer |
US6566217B1 (en) * | 1996-01-16 | 2003-05-20 | Mitsubishi Denki Kabushiki Kaisha | Manufacturing process for semiconductor device |
DE69618343D1 (de) | 1996-05-21 | 2002-02-07 | Cons Ric Microelettronica | Leistungshalbleiterbauelementstruktur mit vertikalem PNP-Transistor |
SE519975C2 (sv) | 1999-06-23 | 2003-05-06 | Ericsson Telefon Ab L M | Halvledarstruktur för högspänningshalvledarkomponenter |
DE10044838C2 (de) * | 2000-09-11 | 2002-08-08 | Infineon Technologies Ag | Halbleiterbauelement und Verfahren zur Herstellung eines solchen |
US6894366B2 (en) | 2000-10-10 | 2005-05-17 | Texas Instruments Incorporated | Bipolar junction transistor with a counterdoped collector region |
JP4775683B2 (ja) * | 2003-09-29 | 2011-09-21 | オンセミコンダクター・トレーディング・リミテッド | 半導体集積回路装置 |
KR102419162B1 (ko) | 2015-03-17 | 2022-07-11 | 삼성전자주식회사 | 패턴 검사 방법 및 그를 사용하는 기판 제조 장치 |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3249831A (en) * | 1963-01-04 | 1966-05-03 | Westinghouse Electric Corp | Semiconductor controlled rectifiers with a p-n junction having a shallow impurity concentration gradient |
US3576475A (en) * | 1968-08-29 | 1971-04-27 | Texas Instruments Inc | Field effect transistors for integrated circuits and methods of manufacture |
BE758683A (fr) * | 1969-11-10 | 1971-05-10 | Ibm | Procede de fabrication d'un dispositif monolithique auto-isolant et structure de transistor a socle |
US3812519A (en) * | 1970-02-07 | 1974-05-21 | Tokyo Shibaura Electric Co | Silicon double doped with p and as or b and as |
IT947674B (it) * | 1971-04-28 | 1973-05-30 | Ibm | Tecnica di diffusione epitassiale per la fabbricazione di transisto ri bipolari e transistori fet |
US3971059A (en) * | 1974-09-23 | 1976-07-20 | National Semiconductor Corporation | Complementary bipolar transistors having collector diffused isolation |
US4132573A (en) * | 1977-02-08 | 1979-01-02 | Murata Manufacturing Co., Ltd. | Method of manufacturing a monolithic integrated circuit utilizing epitaxial deposition and simultaneous outdiffusion |
DE2710878A1 (de) * | 1977-03-12 | 1978-09-14 | Itt Ind Gmbh Deutsche | Verfahren zum herstellen einer an der oberflaeche eines halbleiterkoerpers aus silicium liegenden zone einer monolithisch integrierten i hoch 2 l-schaltung |
JPS543479A (en) * | 1977-06-09 | 1979-01-11 | Toshiba Corp | Semiconductor device and its manufacture |
ZA785953B (en) * | 1977-11-03 | 1979-09-26 | Int Computers Ltd | Integrated circuits and methods of manufacture thereof |
JPS54128268A (en) * | 1978-03-29 | 1979-10-04 | Hitachi Ltd | Multi-diffusion method of impurity |
GB2023340B (en) * | 1978-06-01 | 1982-09-02 | Mitsubishi Electric Corp | Integrated circuits |
JPS5734357A (en) * | 1980-08-09 | 1982-02-24 | Sanken Electric Co Ltd | Semiconductor integrated circuit |
JPS57106047A (en) * | 1980-12-23 | 1982-07-01 | Sony Corp | Manufacture of semiconductor integrated circuit device |
NL8104862A (nl) * | 1981-10-28 | 1983-05-16 | Philips Nv | Halfgeleiderinrichting, en werkwijze ter vervaardiging daarvan. |
-
1984
- 1984-12-20 IT IT8406633A patent/IT1214808B/it active
-
1985
- 1985-12-12 FR FR8518395A patent/FR2575330B1/fr not_active Expired
- 1985-12-13 GB GB08530729A patent/GB2169444B/en not_active Expired
- 1985-12-19 DE DE3545040A patent/DE3545040C2/de not_active Expired - Fee Related
- 1985-12-20 JP JP60285844A patent/JPS61181161A/ja active Pending
- 1985-12-20 US US06/811,754 patent/US4721684A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
IT1214808B (it) | 1990-01-18 |
DE3545040A1 (de) | 1986-06-26 |
DE3545040C2 (de) | 1995-07-20 |
GB2169444B (en) | 1988-11-30 |
GB8530729D0 (en) | 1986-01-22 |
US4721684A (en) | 1988-01-26 |
FR2575330A1 (fr) | 1986-06-27 |
JPS61181161A (ja) | 1986-08-13 |
GB2169444A (en) | 1986-07-09 |
FR2575330B1 (fr) | 1989-08-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
IT8406633A0 (it) | Tico e semiconduttore processo per la formazione di uno strato sepolto e di una regione di collettore in un dispositivo monoli | |
EP0215542A3 (en) | Method of manufacturing a semiconductor device including forming a multi-level interconnection layer | |
EP0315803A3 (en) | A dram cell formed on an insulating layer having a buried semiconductor pillar structure and a manufacturing method thereof | |
ES540442A0 (es) | Un metodo de galvanoplastia de un material sobre una prime- ra superficie de un dispositivo semiconductor | |
DE69308727T2 (de) | Herstellungsverfahren von einer Halbleitervorrichtung mit einer begrabenen Kontaktstruktur | |
EP0187662A3 (en) | Monolithically integrated semiconductor optical device and method of fabricating same | |
DE3574080D1 (en) | Silicon semiconductor substrate with an insulating layer embedded therein and method for forming the same | |
KR860002862A (ko) | 반도체장치의 제조방법 | |
EP0159655A3 (en) | Method of forming a semiconductor structure having dielectrically isolated monocrystalline silicon regions | |
KR860001495A (ko) | 반도체장치 및 그 제조방법 | |
EP0190935A3 (en) | Method of manufacturing semiconductor devices using a bonding process | |
KR860002135A (ko) | 반도체기판의 주표면에 凹형 도랑이 형성된 반도체장치 및 그 제조방법 | |
GB2182262B (en) | High-oxygen-content silicon monocrystal substrate for semiconductor devices and production method therefor | |
EP0534746A3 (en) | Method of fabricating a trench structure in a semiconductor substrate | |
KR880700449A (ko) | 에피텍셜층의 오토도핑 방지 방법 및 이를 이용한 반도체 소자 | |
KR860005437A (ko) | 반도체장치의 제조방법 | |
DE3572423D1 (en) | Semiconductor device having a polycrystalline silicon interconnection layer and method for its manufacture | |
KR890015346A (ko) | 웨이퍼기판 및 화합물 반도체층으로 구성된 반도체기판 | |
KR860006832A (ko) | 반도체장치의 제조방법 | |
EP0216017A3 (en) | Method of manufacturing a semiconductor device including forming a multi-level interconnection layer | |
ES544481A0 (es) | Un dispositivo fotovoltaico semiconductor amorfo y mejorado | |
EP0208209A3 (en) | A buried heterostructure semiconductor laser and a process of the fabrication of the same | |
EP0167208A3 (en) | A method for growing an oxide layer on a silicon surface | |
EP0236953A3 (en) | Method of manufacturing semiconductor crystalline layer | |
EP0199965A3 (en) | Method of fabricating isolation trenches in a semiconductor wafer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
TA | Fee payment date (situation as of event date), data collected since 19931001 |
Effective date: 19961227 |