IT8219173A0 - Disposizione circuitale atta a realizzare lo scambio di dati tra una coppia di elaboratori operanti secondo il principio master-slave. - Google Patents

Disposizione circuitale atta a realizzare lo scambio di dati tra una coppia di elaboratori operanti secondo il principio master-slave.

Info

Publication number
IT8219173A0
IT8219173A0 IT8219173A IT1917382A IT8219173A0 IT 8219173 A0 IT8219173 A0 IT 8219173A0 IT 8219173 A IT8219173 A IT 8219173A IT 1917382 A IT1917382 A IT 1917382A IT 8219173 A0 IT8219173 A0 IT 8219173A0
Authority
IT
Italy
Prior art keywords
master
creating
exchange
pair
data
Prior art date
Application number
IT8219173A
Other languages
English (en)
Other versions
IT1151351B (it
Inventor
Giorgio Campanini
Original Assignee
Italtel Spa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Italtel Spa filed Critical Italtel Spa
Priority to IT19173/82A priority Critical patent/IT1151351B/it
Publication of IT8219173A0 publication Critical patent/IT8219173A0/it
Priority to US06/458,252 priority patent/US4700292A/en
Priority to DE19833301628 priority patent/DE3301628A1/de
Application granted granted Critical
Publication of IT1151351B publication Critical patent/IT1151351B/it

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/167—Interprocessor communication using a common memory, e.g. mailbox
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Multi Processors (AREA)
IT19173/82A 1982-01-19 1982-01-19 Disposizione circuitale atta a realizzare lo scambio di dati tra una coppia di elaboratori operanti secondo il principio master-slave IT1151351B (it)

Priority Applications (3)

Application Number Priority Date Filing Date Title
IT19173/82A IT1151351B (it) 1982-01-19 1982-01-19 Disposizione circuitale atta a realizzare lo scambio di dati tra una coppia di elaboratori operanti secondo il principio master-slave
US06/458,252 US4700292A (en) 1982-01-19 1983-01-17 Interface circuit arrangement for transferring data from a master processor to a slave processor
DE19833301628 DE3301628A1 (de) 1982-01-19 1983-01-19 Schaltungsanordnung fuer den datenaustausch zwischen zwei rechnern

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT19173/82A IT1151351B (it) 1982-01-19 1982-01-19 Disposizione circuitale atta a realizzare lo scambio di dati tra una coppia di elaboratori operanti secondo il principio master-slave

Publications (2)

Publication Number Publication Date
IT8219173A0 true IT8219173A0 (it) 1982-01-19
IT1151351B IT1151351B (it) 1986-12-17

Family

ID=11155501

Family Applications (1)

Application Number Title Priority Date Filing Date
IT19173/82A IT1151351B (it) 1982-01-19 1982-01-19 Disposizione circuitale atta a realizzare lo scambio di dati tra una coppia di elaboratori operanti secondo il principio master-slave

Country Status (3)

Country Link
US (1) US4700292A (it)
DE (1) DE3301628A1 (it)
IT (1) IT1151351B (it)

Families Citing this family (100)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4912723A (en) * 1984-06-28 1990-03-27 Westinghouse Electric Corp. Multipurpose digital IC for communication and control network
US4924427A (en) * 1985-11-15 1990-05-08 Unisys Corporation Direct memory access controller with direct memory to memory transfers
EP0228559A1 (de) * 1985-12-17 1987-07-15 BBC Brown Boveri AG Fehlertolerante Mehrrechneranordnung
JPS62151971A (ja) * 1985-12-25 1987-07-06 Nec Corp マイクロ・プロセツサ装置
US5014230A (en) * 1986-06-05 1991-05-07 Xox Corporation Solid-modeling system using topology directed subdivision for determination of surface intersections
JPH0744567B2 (ja) * 1986-08-27 1995-05-15 日産自動車株式会社 通信インタ−フエイス装置
US5109492A (en) * 1986-09-19 1992-04-28 Hitachi, Ltd. Microprocessor which terminates bus cycle when access address falls within a predetermined processor system address space
CA1269178A (en) * 1987-01-30 1990-05-15 John David Morton Automatic refresh of operating parameters in equipment with volatile storage
US5001624A (en) * 1987-02-13 1991-03-19 Harrell Hoffman Processor controlled DMA controller for transferring instruction and data from memory to coprocessor
JPH0690682B2 (ja) * 1987-02-28 1994-11-14 日本電気株式会社 マルチプロセツサシステムの障害処理方式
JPS63255759A (ja) * 1987-04-14 1988-10-24 Mitsubishi Electric Corp 制御システム
JPS63255760A (ja) * 1987-04-14 1988-10-24 Mitsubishi Electric Corp 制御システム
JPH0833842B2 (ja) * 1987-05-01 1996-03-29 株式会社日立製作所 論理演算装置
US4872125A (en) * 1987-06-26 1989-10-03 Daisy Systems Corporation Multiple processor accelerator for logic simulation
US4916647A (en) * 1987-06-26 1990-04-10 Daisy Systems Corporation Hardwired pipeline processor for logic simulation
US4873656A (en) * 1987-06-26 1989-10-10 Daisy Systems Corporation Multiple processor accelerator for logic simulation
EP0306211A3 (en) * 1987-09-04 1990-09-26 Digital Equipment Corporation Synchronized twin computer system
US5185877A (en) * 1987-09-04 1993-02-09 Digital Equipment Corporation Protocol for transfer of DMA data
US5051895A (en) * 1987-09-17 1991-09-24 Hewlett-Packard Company Apparatus and method for tracking and identifying printed circuit assemblies
US4894828A (en) * 1987-12-22 1990-01-16 Amdahl Corporation Multiple sup swap mechanism
US5201054A (en) * 1987-12-23 1993-04-06 Amdahl Corporation Apparatus and method for controlling the transfer of digital information between service processors memories in a computer
JP2982875B2 (ja) * 1987-12-28 1999-11-29 株式会社日立製作所 スレーブ制御装置
EP0330110B1 (en) * 1988-02-25 1996-08-28 Fujitsu Limited Direct memory access controller
US5191648A (en) * 1988-07-11 1993-03-02 Minolta Camera Kabushiki Kaisha Image processing system
US5251295A (en) * 1988-07-11 1993-10-05 Minolta Camera Kabushiki Kaisha Image processing system having slave processors for controlling standard and optional modules
EP0357075A3 (en) * 1988-09-02 1991-12-11 Fujitsu Limited Data control device and system using the same
JP2685245B2 (ja) * 1988-10-05 1997-12-03 株式会社東芝 プログラマブルコントローラ
US5287482A (en) * 1989-01-13 1994-02-15 International Business Machines Corporation Input/output cache
DE68923863T2 (de) * 1989-01-13 1996-03-28 Ibm Ein-/Ausgabecachespeicherung.
US5161219A (en) * 1989-01-13 1992-11-03 International Business Machines Corporation Computer system with input/output cache
US5251303A (en) * 1989-01-13 1993-10-05 International Business Machines Corporation System for DMA block data transfer based on linked control blocks
US5187794A (en) * 1989-03-15 1993-02-16 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration System for simultaneously loading program to master computer memory devices and corresponding slave computer memory devices
JPH0362202A (ja) * 1989-07-31 1991-03-18 Japan Electron Control Syst Co Ltd 制御プログラム開発装置
US5068780A (en) * 1989-08-01 1991-11-26 Digital Equipment Corporation Method and apparatus for controlling initiation of bootstrap loading of an operating system in a computer system having first and second discrete computing zones
US5153881A (en) * 1989-08-01 1992-10-06 Digital Equipment Corporation Method of handling errors in software
US5163138A (en) * 1989-08-01 1992-11-10 Digital Equipment Corporation Protocol for read write transfers via switching logic by transmitting and retransmitting an address
US5251227A (en) * 1989-08-01 1993-10-05 Digital Equipment Corporation Targeted resets in a data processor including a trace memory to store transactions
US5274795A (en) * 1989-08-18 1993-12-28 Schlumberger Technology Corporation Peripheral I/O bus and programmable bus interface for computer data acquisition
US5481456A (en) * 1990-09-04 1996-01-02 Fuji Jukogyo Kabushiki Kaisha Electronic control system having master/slave CPUs for a motor vehicle
US5261092A (en) * 1990-09-26 1993-11-09 Honeywell Inc. Synchronizing slave processors through eavesdrop by one on periodic sync-verify messages directed to another followed by comparison of individual status
US5255388A (en) * 1990-09-26 1993-10-19 Honeywell Inc. Synchronizing slave processors through eavesdrop by one on a write request message directed to another followed by comparison of individual status request replies
US5664142A (en) * 1990-10-01 1997-09-02 International Business Machines Corporation Chained DMA devices for crossing common buses
US5249140A (en) * 1991-05-07 1993-09-28 Vickers, Incorporated Electrohydraulic distributed control system with identical master and slave controllers
US5428760A (en) * 1991-12-12 1995-06-27 Intel Corporation Circuitry and method for sharing internal microcontroller memory with an external processor
JPH0789340B2 (ja) * 1992-01-02 1995-09-27 インターナショナル・ビジネス・マシーンズ・コーポレイション バス間インターフェースにおいてアドレス・ロケーションの判定を行なう方法及び装置
JP2857524B2 (ja) * 1992-01-16 1999-02-17 株式会社日立製作所 データ転送方式
US5446866A (en) * 1992-01-30 1995-08-29 Apple Computer, Inc. Architecture for transferring pixel streams, without control information, in a plurality of formats utilizing addressable source and destination channels associated with the source and destination components
DE4207826C2 (de) * 1992-03-12 1995-06-14 Deutsche Aerospace Bahn- und Lageregelungssystem (AOCS) mit Prüfsystem
US5414814A (en) * 1992-05-08 1995-05-09 The United States Of America As Represented By The Secretary Of The Navy I/O interface between VME bus and asynchronous serial data computer
US5475860A (en) * 1992-06-15 1995-12-12 Stratus Computer, Inc. Input/output control system and method for direct memory transfer according to location addresses provided by the source unit and destination addresses provided by the destination unit
GB2268817B (en) * 1992-07-17 1996-05-01 Integrated Micro Products Ltd A fault-tolerant computer system
US5664104A (en) * 1992-12-18 1997-09-02 Fujitsu Limited Transfer processor including a plurality of failure display units wherein a transfer process is prohibited if failure is indicated in a failure display unit
US5719761A (en) * 1993-01-15 1998-02-17 Alaris Medical Systems, Inc. Configuration control system for configuring multiple biomedical devices
DE69434398T2 (de) * 1993-06-25 2005-10-13 Matsushita Electric Industrial Co., Ltd., Kadoma Verfahren und Einrichtung zur Signalformung
US5469503A (en) * 1993-07-27 1995-11-21 Aspect Telecommunications Corporation Method for resynchronizing secondary database and primary database with preservation of functionality of an automatic call distribution system
WO1995006280A2 (en) * 1993-08-26 1995-03-02 Electronic Arts, Inc. Data transfer accelerating apparatus and method
IES59823B2 (en) * 1993-11-10 1994-04-06 Systems Partners Limited Apparatus for interfacing an external computer system with a main computer system.
DE4404962C2 (de) * 1994-02-17 1999-12-16 Heidelberger Druckmasch Ag Verfahren und Anordnung zum Konfigurieren von Funktionseinheiten in einer Master-Slave-Anordnung
US5802301A (en) * 1994-05-11 1998-09-01 International Business Machines Corporation System for load balancing by replicating portion of file while being read by first stream onto second device and reading portion with stream capable of accessing
US5764903A (en) * 1994-09-26 1998-06-09 Acer America Corporation High availability network disk mirroring system
IT1268611B1 (it) * 1994-09-30 1997-03-06 Finmeccanica Spa Coprocessore per riconoscimento caratteri
US5615127A (en) * 1994-11-30 1997-03-25 International Business Machines Corporation Parallel execution of a complex task partitioned into a plurality of entities
JP3611894B2 (ja) * 1995-03-30 2005-01-19 富士通株式会社 二重化構成をもつシステム制御装置
US5878216A (en) * 1995-05-01 1999-03-02 Intergraph Corporation System and method for controlling a slave processor
US5664152A (en) * 1995-06-06 1997-09-02 Hewlett-Packard Company Multiple segmenting of main memory to streamline data paths in a computing system
US5856921A (en) * 1995-06-07 1999-01-05 Samsung Electronics Co., Ltd. Apparatus and method for intermodular communications using system bus controllers
US5666485A (en) * 1995-06-07 1997-09-09 Samsung Electronics Inc. Software driver for a system bus
JP3445435B2 (ja) * 1995-09-11 2003-09-08 株式会社東芝 連続データサーバ装置の制御装置及び制御方法
DE19607101A1 (de) * 1996-02-24 1997-08-28 Hella Kg Hueck & Co Elektronisches Gerät und Einrichtung zur Datenübertragung zwischen zwei gleichartig aufgebauten elektronischen Geräten
JP3188840B2 (ja) * 1996-06-14 2001-07-16 インターナショナル・ビジネス・マシーンズ・コーポレ−ション コンピュータ・システムに用いられる周辺装置及びその制御方法
JPH1040168A (ja) * 1996-07-29 1998-02-13 Ricoh Co Ltd データ処理装置
US5803411A (en) * 1996-10-21 1998-09-08 Abb Daimler-Benz Transportation (North America) Inc. Method and apparatus for initializing an automated train control system
JPH10135951A (ja) * 1996-10-29 1998-05-22 Canon Inc 通信システムと画像形成装置、及び通信システムの異常診断方法
US6144884A (en) * 1998-04-17 2000-11-07 Massachusetts Institute Of Technology Teleoperation with variable delay
SE516542C2 (sv) * 1999-07-01 2002-01-29 Ericsson Telefon Ab L M Metod och anordning för övervakning av parallella processer
US6691257B1 (en) 2000-04-13 2004-02-10 Stratus Technologies Bermuda Ltd. Fault-tolerant maintenance bus protocol and method for using the same
US6735715B1 (en) 2000-04-13 2004-05-11 Stratus Technologies Bermuda Ltd. System and method for operating a SCSI bus with redundant SCSI adaptors
US6820213B1 (en) 2000-04-13 2004-11-16 Stratus Technologies Bermuda, Ltd. Fault-tolerant computer system with voter delay buffer
US6633996B1 (en) 2000-04-13 2003-10-14 Stratus Technologies Bermuda Ltd. Fault-tolerant maintenance bus architecture
US6687851B1 (en) 2000-04-13 2004-02-03 Stratus Technologies Bermuda Ltd. Method and system for upgrading fault-tolerant systems
US6708283B1 (en) 2000-04-13 2004-03-16 Stratus Technologies, Bermuda Ltd. System and method for operating a system with redundant peripheral bus controllers
US6862689B2 (en) 2001-04-12 2005-03-01 Stratus Technologies Bermuda Ltd. Method and apparatus for managing session information
US6901481B2 (en) 2000-04-14 2005-05-31 Stratus Technologies Bermuda Ltd. Method and apparatus for storing transactional information in persistent memory
US6802022B1 (en) 2000-04-14 2004-10-05 Stratus Technologies Bermuda Ltd. Maintenance of consistent, redundant mass storage images
US6948010B2 (en) * 2000-12-20 2005-09-20 Stratus Technologies Bermuda Ltd. Method and apparatus for efficiently moving portions of a memory block
US6886171B2 (en) * 2001-02-20 2005-04-26 Stratus Technologies Bermuda Ltd. Caching for I/O virtual address translation and validation using device drivers
US6766479B2 (en) 2001-02-28 2004-07-20 Stratus Technologies Bermuda, Ltd. Apparatus and methods for identifying bus protocol violations
US6766413B2 (en) 2001-03-01 2004-07-20 Stratus Technologies Bermuda Ltd. Systems and methods for caching with file-level granularity
US6874102B2 (en) 2001-03-05 2005-03-29 Stratus Technologies Bermuda Ltd. Coordinated recalibration of high bandwidth memories in a multiprocessor computer
US7065672B2 (en) 2001-03-28 2006-06-20 Stratus Technologies Bermuda Ltd. Apparatus and methods for fault-tolerant computing using a switching fabric
US6996750B2 (en) 2001-05-31 2006-02-07 Stratus Technologies Bermuda Ltd. Methods and apparatus for computer bus error termination
US7076584B2 (en) * 2003-05-09 2006-07-11 Freescale Semiconductor, Inc. Method and apparatus for interconnecting portions of circuitry within a data processing system
US7500241B1 (en) 2003-10-10 2009-03-03 Avaya Inc. Method and apparatus for scheduling tasks
US7814377B2 (en) * 2004-07-09 2010-10-12 Sandisk Corporation Non-volatile memory system with self test capability
US7526676B2 (en) * 2004-09-03 2009-04-28 Avago Technologies General Ip (Singapore) Pte. Ltd. Slave device having independent error recovery
US7657021B2 (en) 2004-09-29 2010-02-02 Avaya Inc. Method and apparatus for global call queue in a global call center
US8127113B1 (en) 2006-12-01 2012-02-28 Synopsys, Inc. Generating hardware accelerators and processor offloads
US8706987B1 (en) 2006-12-01 2014-04-22 Synopsys, Inc. Structured block transfer module, system architecture, and method for transferring
US8289966B1 (en) 2006-12-01 2012-10-16 Synopsys, Inc. Packet ingress/egress block and system and method for receiving, transmitting, and managing packetized data
US8275975B2 (en) * 2008-01-25 2012-09-25 Mtekvision Co., Ltd. Sequencer controlled system and method for controlling timing of operations of functional units

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1014277B (it) * 1974-06-03 1977-04-20 Cselt Centro Studi Lab Telecom Sistema di controllo di elaboratori di processo operanti in parallelo
US4041472A (en) * 1976-04-29 1977-08-09 Ncr Corporation Data processing internal communications system having plural time-shared intercommunication buses and inter-bus communication means
JPS6016664B2 (ja) * 1977-10-28 1985-04-26 豊田工機株式会社 デ−タ転送装置
US4208650A (en) * 1978-01-30 1980-06-17 Forney Engineering Company Data transmission system
DE2943564A1 (de) * 1978-10-31 1980-06-04 Honeywell Inf Systems Intersystem dialogverbindung
US4326291A (en) * 1979-04-11 1982-04-20 Sperry Rand Corporation Error detection system
US4369443A (en) * 1979-12-26 1983-01-18 Meta Systems, Inc. Message communication system with message storage
US4351023A (en) * 1980-04-11 1982-09-21 The Foxboro Company Process control system with improved system security features
US4368514A (en) * 1980-04-25 1983-01-11 Timeplex, Inc. Multi-processor system
DE3047506C2 (de) * 1980-12-17 1982-12-09 Bruker Analytische Meßtechnik GmbH, 7512 Rheinstetten Verfahren zum Übertragen von Daten und Vorrichtung zur Durchführung dieses Verfahrens
US4424565A (en) * 1981-06-22 1984-01-03 Bell Telephone Laboratories, Incorporated Channel interface circuit with high speed data message header field translation and direct memory access
US4471427A (en) * 1981-12-01 1984-09-11 Burroughs Corporation Direct memory access logic system for a data transfer network
US4481578A (en) * 1982-05-21 1984-11-06 Pitney Bowes Inc. Direct memory access data transfer system for use with plural processors
US4466098A (en) * 1982-06-11 1984-08-14 Siemens Corporation Cross channel circuit for an electronic system having two or more redundant computers

Also Published As

Publication number Publication date
IT1151351B (it) 1986-12-17
US4700292A (en) 1987-10-13
DE3301628A1 (de) 1983-08-04

Similar Documents

Publication Publication Date Title
IT8219173A0 (it) Disposizione circuitale atta a realizzare lo scambio di dati tra una coppia di elaboratori operanti secondo il principio master-slave.
FI830538A7 (fi) Vaihdettava liitäntäpiiri tietojenkäsittelyjärjestelmiä varten.
DK112584D0 (da) Roer-varmeveksler
DE3381819D1 (de) Datenspeicherhierarchie.
FI832669A7 (fi) Dataoeverfoeringssystem
IT7928442A0 (it) Apparecchiatura di elaborazione di dati.
IT7923477A0 (it) Disposizione circuitale per la gestione del parallelo tra una pluralita' di alimentatori.
IT8322989A0 (it) Scheda di comando.
ES279790Y (es) Pezonera para una ordenadora mecanica.
IT8320464A0 (it) Trasferimento di complessi di componenti di reattore nucleare.
DK73683D0 (da) Dataoverfoeringsanlaeg
IT1113771B (it) Unita' di interfaccia atta a consentire lo scambio di dati a velocita' elevata tra la memoria centrale di un elaboratore ed una unita' periferica
IT8523124A0 (it) Disposizione atta a suddividere priorita' tra calcolatori che cooperano.
FR2514212B1 (fr) Onduleur a circuit oscillant
DE3381524D1 (de) Informationsuebertragungsanordnung.
AR229054A1 (es) Carro para una disposicion transportadora
ZA791529B (en) Data exchange switching
IT1209258B (it) Disposizione circuitale atta a gestire lo scambio di dati tra una coppia di elaboratori, operanti secondo il principio master-slave, ed un elaboratore di supporto.
IT8367005A0 (it) Macchina da calcolo avente dispositivi di telecomunicazione
DE3381908D1 (de) Datenabbildungseinrichtungen.
IT1134788B (it) Complesso circuitale per la trasmissione di dati
IT7920563A0 (it) Apparecchiatura per il trasferimento di dati in temporeale.
NO160395C (no) Holder for aa holde to anordninger side ved side.
IT8222988A0 (it) Disposizione circuitale per trasmettere dati di comando
FI830728A7 (fi) Paperilehtiö