IT1217359B - Sistema di elaborazione comprendente un dispositivo di arbitrato di accesso diretto in memoria (dma) per una pluralita' di unita' periferiche collegate al sistema - Google Patents

Sistema di elaborazione comprendente un dispositivo di arbitrato di accesso diretto in memoria (dma) per una pluralita' di unita' periferiche collegate al sistema

Info

Publication number
IT1217359B
IT1217359B IT19946/88A IT1994688A IT1217359B IT 1217359 B IT1217359 B IT 1217359B IT 19946/88 A IT19946/88 A IT 19946/88A IT 1994688 A IT1994688 A IT 1994688A IT 1217359 B IT1217359 B IT 1217359B
Authority
IT
Italy
Prior art keywords
dma
memory
direct access
units connected
peripheral units
Prior art date
Application number
IT19946/88A
Other languages
English (en)
Other versions
IT8819946A0 (it
Inventor
Ian A Concilio
Jeffrey A Hawthorne
Chester Asbury Heath
Jorge Eduardo Lenta
D Nguyen Long
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of IT8819946A0 publication Critical patent/IT8819946A0/it
Application granted granted Critical
Publication of IT1217359B publication Critical patent/IT1217359B/it

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/3625Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using a time dependent access
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G06F13/30Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal with priority control
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/374Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a self-select method with individual priority code comparator

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
IT19946/88A 1987-03-27 1988-03-25 Sistema di elaborazione comprendente un dispositivo di arbitrato di accesso diretto in memoria (dma) per una pluralita' di unita' periferiche collegate al sistema IT1217359B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US3078887A 1987-03-27 1987-03-27

Publications (2)

Publication Number Publication Date
IT8819946A0 IT8819946A0 (it) 1988-03-25
IT1217359B true IT1217359B (it) 1990-03-22

Family

ID=21856040

Family Applications (1)

Application Number Title Priority Date Filing Date
IT19946/88A IT1217359B (it) 1987-03-27 1988-03-25 Sistema di elaborazione comprendente un dispositivo di arbitrato di accesso diretto in memoria (dma) per una pluralita' di unita' periferiche collegate al sistema

Country Status (19)

Country Link
EP (1) EP0283580B1 (it)
JP (1) JPH0724044B2 (it)
KR (1) KR950008228B1 (it)
CN (1) CN1012295B (it)
AR (1) AR244899A1 (it)
AT (1) ATE75865T1 (it)
BE (1) BE1001290A4 (it)
BR (1) BR8800739A (it)
CA (1) CA1299295C (it)
DE (1) DE3778877D1 (it)
ES (1) ES2032288T3 (it)
FR (1) FR2613096A1 (it)
GB (1) GB2202975B (it)
GR (1) GR3004930T3 (it)
HK (1) HK65392A (it)
IT (1) IT1217359B (it)
MY (1) MY103351A (it)
NL (1) NL185312C (it)
SG (1) SG67992G (it)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7089344B1 (en) * 2000-06-09 2006-08-08 Motorola, Inc. Integrated processor platform supporting wireless handheld multi-media devices
JP2010165175A (ja) * 2009-01-15 2010-07-29 Internatl Business Mach Corp <Ibm> バスの使用権を制御する装置および方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3603935A (en) * 1969-05-12 1971-09-07 Xerox Corp Memory port priority access system with inhibition of low priority lock-out
IT971304B (it) * 1972-11-29 1974-04-30 Honeywell Inf Systems Sistema di accesso a priorita variabile dinamicamente
US4281381A (en) * 1979-05-14 1981-07-28 Bell Telephone Laboratories, Incorporated Distributed first-come first-served bus allocation apparatus
US4371932A (en) * 1979-07-30 1983-02-01 International Business Machines Corp. I/O Controller for transferring data between a host processor and multiple I/O units

Also Published As

Publication number Publication date
BR8800739A (pt) 1988-10-04
EP0283580B1 (en) 1992-05-06
GB2202975A (en) 1988-10-05
CN88100963A (zh) 1988-12-28
GB2202975B (en) 1991-09-25
IT8819946A0 (it) 1988-03-25
KR880011679A (ko) 1988-10-29
JPH0724044B2 (ja) 1995-03-15
JPS63244161A (ja) 1988-10-11
GB8728921D0 (en) 1988-01-27
EP0283580A1 (en) 1988-09-28
NL185312C (nl) 1990-03-01
DE3778877D1 (de) 1992-06-11
KR950008228B1 (ko) 1995-07-26
AR244899A1 (es) 1993-11-30
CA1299295C (en) 1992-04-21
ATE75865T1 (de) 1992-05-15
NL185312B (nl) 1989-10-02
BE1001290A4 (fr) 1989-09-19
MY103351A (en) 1993-06-30
GR3004930T3 (it) 1993-04-28
ES2032288T3 (es) 1993-02-01
FR2613096A1 (fr) 1988-09-30
NL8800737A (nl) 1988-10-17
HK65392A (en) 1992-09-11
CN1012295B (zh) 1991-04-03
SG67992G (en) 1992-09-04

Similar Documents

Publication Publication Date Title
IT8367111A0 (it) Circuito di arbitraggio a struttura distribuita per le richieste di accesso al bus di un sistema multiprocessore
EP0426413A3 (en) Multiprocessor arbitration in single processor arbitration schemes
GB8824349D0 (en) Computer system providing address modification &amp; accommodating dma &amp; interrupts
IT1199768B (it) Disposizione di controllo d&#39;accesso a processori in un sistema a multiprocessori
KR880700972A (ko) 페이지 메모리 처리장치
FR2594242B1 (fr) Procede et appareil d&#39;acces direct en memoire
DE69129477D1 (de) Unterbrechungsverarbeitungszuordnung in einem Mehrprozessorsystem
FR2633474B1 (fr) Appareil de traitement d&#39;image
IT1229667B (it) Sistema di elaborazione dati con arbitratore duale di accesso a bus di sistema.
JPS553095A (en) Data processing system equipped with data transfer device to use with peripheral memory unit
FR2582132B1 (fr) Circuit de memoire d&#39;image virtuelle permettant le multifenetrage
EP0454605A3 (en) Bus request device in a direct memory access (dma) system
FR2632746B1 (fr) Dispositif de traitement de donnees
IT1199745B (it) Circuito arbitratore di accesso
BR8700153A (pt) Processo de operacao de um sistema de processamento de dados mediante a utilizacao de memoria virtual
FR2616935B1 (fr) Dispositif d&#39;adressage sur bus
ATA112988A (de) Schutzvorrichtung fuer den einlaufspalt
IT1217359B (it) Sistema di elaborazione comprendente un dispositivo di arbitrato di accesso diretto in memoria (dma) per una pluralita&#39; di unita&#39; periferiche collegate al sistema
FR2623310B1 (fr) Dispositif de traitement de donnees relatives a des elements d&#39;image
FR2636191B1 (fr) Appareil de traitement d&#39;image
IT1163017B (it) Unita&#39; di memoria,di sola lettura,collegate in cascata,per l&#39;elaborazione di segnali
FR2638551B1 (fr) Appareil de traitement d&#39;image
KR900010608A (ko) 카드 반송장치
DE69023677D1 (de) DMA-Übertragung für Rechnersystem.
FR2625355B1 (fr) Dispositif pour l&#39;enseignement de l&#39;algebre de boole