BR8800739A - Dispositivo arbitrador de acesso dma em que a cpu pode arbitrar em nome de periferico distituido de arbitro - Google Patents

Dispositivo arbitrador de acesso dma em que a cpu pode arbitrar em nome de periferico distituido de arbitro

Info

Publication number
BR8800739A
BR8800739A BR8800739A BR8800739A BR8800739A BR 8800739 A BR8800739 A BR 8800739A BR 8800739 A BR8800739 A BR 8800739A BR 8800739 A BR8800739 A BR 8800739A BR 8800739 A BR8800739 A BR 8800739A
Authority
BR
Brazil
Prior art keywords
arbitrator
arbitrate
behalf
cpu
peripheral
Prior art date
Application number
BR8800739A
Other languages
English (en)
Inventor
Ian A Concilio
Jeffrey A Hawthorne
Chester A Heath
Jorge E Lenta
Long D Nguyen
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of BR8800739A publication Critical patent/BR8800739A/pt

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/3625Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using a time dependent access
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G06F13/30Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal with priority control
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/374Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a self-select method with individual priority code comparator

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
BR8800739A 1987-03-27 1988-02-23 Dispositivo arbitrador de acesso dma em que a cpu pode arbitrar em nome de periferico distituido de arbitro BR8800739A (pt)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US3078887A 1987-03-27 1987-03-27

Publications (1)

Publication Number Publication Date
BR8800739A true BR8800739A (pt) 1988-10-04

Family

ID=21856040

Family Applications (1)

Application Number Title Priority Date Filing Date
BR8800739A BR8800739A (pt) 1987-03-27 1988-02-23 Dispositivo arbitrador de acesso dma em que a cpu pode arbitrar em nome de periferico distituido de arbitro

Country Status (19)

Country Link
EP (1) EP0283580B1 (pt)
JP (1) JPH0724044B2 (pt)
KR (1) KR950008228B1 (pt)
CN (1) CN1012295B (pt)
AR (1) AR244899A1 (pt)
AT (1) ATE75865T1 (pt)
BE (1) BE1001290A4 (pt)
BR (1) BR8800739A (pt)
CA (1) CA1299295C (pt)
DE (1) DE3778877D1 (pt)
ES (1) ES2032288T3 (pt)
FR (1) FR2613096A1 (pt)
GB (1) GB2202975B (pt)
GR (1) GR3004930T3 (pt)
HK (1) HK65392A (pt)
IT (1) IT1217359B (pt)
MY (1) MY103351A (pt)
NL (1) NL185312C (pt)
SG (1) SG67992G (pt)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7089344B1 (en) * 2000-06-09 2006-08-08 Motorola, Inc. Integrated processor platform supporting wireless handheld multi-media devices
JP2010165175A (ja) * 2009-01-15 2010-07-29 Internatl Business Mach Corp <Ibm> バスの使用権を制御する装置および方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3603935A (en) * 1969-05-12 1971-09-07 Xerox Corp Memory port priority access system with inhibition of low priority lock-out
IT971304B (it) * 1972-11-29 1974-04-30 Honeywell Inf Systems Sistema di accesso a priorita variabile dinamicamente
US4281381A (en) * 1979-05-14 1981-07-28 Bell Telephone Laboratories, Incorporated Distributed first-come first-served bus allocation apparatus
US4371932A (en) * 1979-07-30 1983-02-01 International Business Machines Corp. I/O Controller for transferring data between a host processor and multiple I/O units

Also Published As

Publication number Publication date
EP0283580B1 (en) 1992-05-06
GB2202975A (en) 1988-10-05
IT1217359B (it) 1990-03-22
CN88100963A (zh) 1988-12-28
GB2202975B (en) 1991-09-25
IT8819946A0 (it) 1988-03-25
KR880011679A (ko) 1988-10-29
JPH0724044B2 (ja) 1995-03-15
JPS63244161A (ja) 1988-10-11
GB8728921D0 (en) 1988-01-27
EP0283580A1 (en) 1988-09-28
NL185312C (nl) 1990-03-01
DE3778877D1 (de) 1992-06-11
KR950008228B1 (ko) 1995-07-26
AR244899A1 (es) 1993-11-30
CA1299295C (en) 1992-04-21
ATE75865T1 (de) 1992-05-15
NL185312B (nl) 1989-10-02
BE1001290A4 (fr) 1989-09-19
MY103351A (en) 1993-06-30
GR3004930T3 (pt) 1993-04-28
ES2032288T3 (es) 1993-02-01
FR2613096A1 (fr) 1988-09-30
NL8800737A (nl) 1988-10-17
HK65392A (en) 1992-09-11
CN1012295B (zh) 1991-04-03
SG67992G (en) 1992-09-04

Similar Documents

Publication Publication Date Title
FR2652940B1 (fr) Dispositif de fixation de peripheriques d&#39;ordinateur.
DE69030640D1 (de) Multiprozessorarbitrierung in für Einzelprozessor bestimmten Arbitrierungsschemas
DE68925763D1 (de) Verbindungs- und Zugriffsarbitrierungsanordnung für Multiprozessorsystem
BR8604937A (pt) Aparelho de arbitragem em um sistema de computador
FR2674017B1 (fr) Dispositif de mesure de forme ou de position d&#39;un objet.
HK1000737A1 (en) Debug peripheral for microcomputers microprocessors and core processor integrated circuits and system using the same
FR2567347B1 (fr) Dispositif de traitement d&#39;information d&#39;image
NO177548C (no) System for bestemmelse av en programvares riktighet i et databehandlingsapparat
DE69129477D1 (de) Unterbrechungsverarbeitungszuordnung in einem Mehrprozessorsystem
FR2558762B3 (fr) Dispositif de doigts pour main de robot
DE68926043D1 (de) Mehrprozessor-Computersystem
FR2601161B1 (fr) Dispositif de traitement d&#39;informations.
FR2619447B1 (fr) Dispositif de mesure du sillage d&#39;une maquette navigante
DE69030066D1 (de) Rechner ausgestattet mit mehreren Prozessoren
SE8406312D0 (sv) Prioritetsfordelningsanordning for samarbetande datorer
FR2616935B1 (fr) Dispositif d&#39;adressage sur bus
BR8800739A (pt) Dispositivo arbitrador de acesso dma em que a cpu pode arbitrar em nome de periferico distituido de arbitro
FR2597969B1 (fr) Dispositif de mesure de forme ou de position d&#39;un objet
DE3874477D1 (de) Datenbus in einer kontur- und/oder ausmassmessvorrichtung.
FR2627303B1 (fr) Appareil de traitement d&#39;informations
FR2504798B1 (fr) Dispositif de fixation et de mesure des ecarts pupillaires monoculaires des yeux d&#39;un patient
FR2577332B1 (fr) Systeme de mesure de l&#39;utilisation de logiciel d&#39;application sur un ordinateur ou un micro-ordinateur
DE69023677D1 (de) DMA-Übertragung für Rechnersystem.
DE69028745D1 (de) Aufbau eines zwei Bus enthaltenden Rechnersystems
FR2575973B1 (fr) Dispositif d&#39;equilibrage des regles graduees dans un dispositif a regles paralleles universelles

Legal Events

Date Code Title Description
KF Request for proof of payment of annual fee
FD5 Application fees: dismissal - article 86 of industrial property law