BR8604937A - Aparelho de arbitragem em um sistema de computador - Google Patents

Aparelho de arbitragem em um sistema de computador

Info

Publication number
BR8604937A
BR8604937A BR8604937A BR8604937A BR8604937A BR 8604937 A BR8604937 A BR 8604937A BR 8604937 A BR8604937 A BR 8604937A BR 8604937 A BR8604937 A BR 8604937A BR 8604937 A BR8604937 A BR 8604937A
Authority
BR
Brazil
Prior art keywords
computer system
arbitration equipment
arbitration
equipment
computer
Prior art date
Application number
BR8604937A
Other languages
English (en)
Inventor
Carl Albert Malmquist
John David Wilson
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of BR8604937A publication Critical patent/BR8604937A/pt

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G06F13/30Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal with priority control
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
BR8604937A 1985-10-28 1986-10-09 Aparelho de arbitragem em um sistema de computador BR8604937A (pt)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/791,647 US4760515A (en) 1985-10-28 1985-10-28 Arbitration apparatus for determining priority of access to a shared bus on a rotating priority basis

Publications (1)

Publication Number Publication Date
BR8604937A true BR8604937A (pt) 1987-07-07

Family

ID=25154347

Family Applications (1)

Application Number Title Priority Date Filing Date
BR8604937A BR8604937A (pt) 1985-10-28 1986-10-09 Aparelho de arbitragem em um sistema de computador

Country Status (5)

Country Link
US (1) US4760515A (pt)
EP (1) EP0222074B1 (pt)
JP (1) JPH0812652B2 (pt)
BR (1) BR8604937A (pt)
DE (1) DE3687257T2 (pt)

Families Citing this family (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5051946A (en) * 1986-07-03 1991-09-24 Unisys Corporation Integrated scannable rotational priority network apparatus
US4896266A (en) * 1987-06-03 1990-01-23 Bull Hn Information Systems Inc. Bus activity sequence controller
US4920486A (en) * 1987-11-23 1990-04-24 Digital Equipment Corporation Distributed arbitration apparatus and method for shared bus
US5038274A (en) * 1987-11-23 1991-08-06 Digital Equipment Corporation Interrupt servicing and command acknowledgement system using distributed arbitration apparatus and shared bus
JP2504512B2 (ja) * 1988-03-09 1996-06-05 富士通株式会社 Dmaコントロ―ラ
US4998198A (en) * 1988-04-07 1991-03-05 Tandem Computers Incorporated Dynamic burst control for data transfers
US4924380A (en) * 1988-06-20 1990-05-08 Modular Computer Systems, Inc. (Florida Corporation) Dual rotating priority arbitration method for a multiprocessor memory bus
US4987529A (en) * 1988-08-11 1991-01-22 Ast Research, Inc. Shared memory bus system for arbitrating access control among contending memory refresh circuits, peripheral controllers, and bus masters
US4926313A (en) * 1988-09-19 1990-05-15 Unisys Corporation Bifurcated register priority system
US5032984A (en) * 1988-09-19 1991-07-16 Unisys Corporation Data bank priority system
US5311461A (en) * 1988-12-30 1994-05-10 International Business Machines Corp. Programmable priority and selective blocking in a compute system
US5203007A (en) * 1988-12-30 1993-04-13 International Business Machines Corporation Overriding programmable priority and selective blocking in a computer system
US5072420A (en) * 1989-03-16 1991-12-10 Western Digital Corporation FIFO control architecture and method for buffer memory access arbitration
JP2833796B2 (ja) * 1989-10-11 1998-12-09 日本電気株式会社 バス調停装置
US5293493A (en) * 1989-10-27 1994-03-08 International Business Machines Corporation Preemption control for central processor with cache
US5072363A (en) * 1989-12-22 1991-12-10 Harris Corporation Multimode resource arbiter providing round robin arbitration or a modified priority arbitration
WO1992015060A1 (en) * 1991-02-19 1992-09-03 International Business Machines Corporation Channel selection arbitration
US5689657A (en) * 1991-03-30 1997-11-18 Deutsche Itt Industries Gmbh Apparatus and methods for bus arbitration in a multimaster system
US5440752A (en) * 1991-07-08 1995-08-08 Seiko Epson Corporation Microprocessor architecture with a switch network for data transfer between cache, memory port, and IOU
US5265223A (en) * 1991-08-07 1993-11-23 Hewlett-Packard Company Preservation of priority in computer bus arbitration
US5369748A (en) * 1991-08-23 1994-11-29 Nexgen Microsystems Bus arbitration in a dual-bus architecture where one bus has relatively high latency
JP2854474B2 (ja) * 1992-09-29 1999-02-03 三菱電機株式会社 バス使用要求調停装置
ATE282856T1 (de) * 1993-04-30 2004-12-15 Nec Corp Symmetrisches mehrprozessorsystem mit vereinheitlichter umgebung und verteilten systemfunktionen
US5392434A (en) * 1993-09-03 1995-02-21 Motorola, Inc. Arbitration protocol system granting use of a shared resource to one of a plurality of resource users
TW400483B (en) * 1994-03-01 2000-08-01 Intel Corp High performance symmetric arbitration protocol with support for I/O requirements
US5533200A (en) * 1994-03-18 1996-07-02 Intel Corporation Method and apparatus for transmission of signals over a shared line
KR950035209A (ko) * 1994-05-26 1995-12-30 가나이 쯔도무 수평 분산형 네트워크 시스템 및 멀티 프로세서 시스템
US5625824A (en) * 1995-03-03 1997-04-29 Compaq Computer Corporation Circuit for selectively preventing a microprocessor from posting write cycles
US5966163A (en) * 1995-10-20 1999-10-12 Scientific-Atlanta, Inc. Providing constant bit rate upstream data transport in a two way cable system by scheduling preemptive grants for upstream data slots using selected fields of a plurality of grant fields
US5724527A (en) * 1995-12-28 1998-03-03 Intel Corporation Fault-tolerant boot strap mechanism for a multiprocessor system
US5954809A (en) * 1996-07-19 1999-09-21 Compaq Computer Corporation Circuit for handling distributed arbitration in a computer system having multiple arbiters
US6065102A (en) * 1997-09-12 2000-05-16 Adaptec, Inc. Fault tolerant multiple client memory arbitration system capable of operating multiple configuration types
US6023748A (en) * 1997-09-12 2000-02-08 Adaptec, Inc. Multiple client memory arbitration system capable of operating multiple configuration types
KR100236948B1 (ko) * 1997-11-28 2000-01-15 이계철 셀 버스 조정 장치 및 방법
GB9919208D0 (en) * 1999-08-13 1999-10-20 Sgs Thomson Microelectronics An arbiter and a method of arbitrating
US7143219B1 (en) * 2002-12-31 2006-11-28 Intel Corporation Multilevel fair priority round robin arbiter
KR100585116B1 (ko) * 2003-12-13 2006-06-01 삼성전자주식회사 멀티 뱅크 메모리의 억세스 효율을 개선한 아비터, 이를구비한 메모리 억세스 중재 시스템 및 그 방법
JP4222251B2 (ja) * 2004-04-27 2009-02-12 ソニー株式会社 バス調停装置およびバス調停方法
US20060259737A1 (en) * 2005-05-10 2006-11-16 Telairity Semiconductor, Inc. Vector processor with special purpose registers and high speed memory access
US20070150697A1 (en) * 2005-05-10 2007-06-28 Telairity Semiconductor, Inc. Vector processor with multi-pipe vector block matching
US20140333779A1 (en) * 2013-05-13 2014-11-13 Electronics And Telecommunications Research Institute Apparatus for distributing bus traffic of multiple camera inputs of automotive system on chip and automotive system on chip using the same
US9892067B2 (en) 2015-01-29 2018-02-13 International Business Machines Corporation Multiprocessor cache buffer management
US10861504B2 (en) 2017-10-05 2020-12-08 Advanced Micro Devices, Inc. Dynamic control of multi-region fabric
US10558591B2 (en) * 2017-10-09 2020-02-11 Advanced Micro Devices, Inc. Method and apparatus for in-band priority adjustment forwarding in a communication fabric
US11196657B2 (en) 2017-12-21 2021-12-07 Advanced Micro Devices, Inc. Self identifying interconnect topology
US11507522B2 (en) 2019-12-06 2022-11-22 Advanced Micro Devices, Inc. Memory request priority assignment techniques for parallel processors
US11223575B2 (en) 2019-12-23 2022-01-11 Advanced Micro Devices, Inc. Re-purposing byte enables as clock enables for power savings

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5430626B2 (pt) * 1974-05-22 1979-10-02
US4009470A (en) * 1975-02-18 1977-02-22 Sperry Rand Corporation Pre-emptive, rotational priority system
US3964054A (en) * 1975-06-23 1976-06-15 International Business Machines Corporation Hierarchy response priority adjustment mechanism
US4091455A (en) * 1976-12-20 1978-05-23 Honeywell Information Systems Inc. Input/output maintenance access apparatus
US4209838A (en) * 1976-12-20 1980-06-24 Sperry Rand Corporation Asynchronous bidirectional interface with priority bus monitoring among contending controllers and echo from a terminator
US4103329A (en) * 1976-12-28 1978-07-25 International Business Machines Corporation Data processing system with improved bit field handling
US4229791A (en) * 1978-10-25 1980-10-21 Digital Equipment Corporation Distributed arbitration circuitry for data processing system
US4449183A (en) * 1979-07-09 1984-05-15 Digital Equipment Corporation Arbitration scheme for a multiported shared functional device for use in multiprocessing systems
US4417304A (en) * 1979-07-30 1983-11-22 International Business Machines Corporation Synchronous cycle steal mechanism for transferring data between a processor storage unit and a separate data handling unit
JPS5672752A (en) * 1979-11-20 1981-06-17 Casio Comput Co Ltd Controller for occupation of common bus line
FR2482331B1 (fr) * 1980-05-06 1986-03-21 Thomson Csf Mat Tel Procede d'arbitration centralisee, et arbitreur centralise pour systeme multiprocesseur
EP0048767B1 (de) * 1980-09-27 1985-03-20 Ibm Deutschland Gmbh Prioritätsstufengesteuerte Unterbrechungseinrichtung
JPS5848130A (ja) * 1981-09-17 1983-03-22 Mitsubishi Electric Corp バスプライオリテイ制御装置
US4488218A (en) * 1982-01-07 1984-12-11 At&T Bell Laboratories Dynamic priority queue occupancy scheme for access to a demand-shared bus
US4470112A (en) * 1982-01-07 1984-09-04 Bell Telephone Laboratories, Incorporated Circuitry for allocating access to a demand-shared bus
US4463445A (en) * 1982-01-07 1984-07-31 Bell Telephone Laboratories, Incorporated Circuitry for allocating access to a demand-shared bus
US4536839A (en) * 1982-03-30 1985-08-20 Mai Basic Four, Inc. Memory request arbitrator
US4535330A (en) * 1982-04-29 1985-08-13 Honeywell Information Systems Inc. Bus arbitration logic
JPS58205237A (ja) * 1982-05-26 1983-11-30 Fuji Electric Co Ltd 共通バス優先使用制御方式

Also Published As

Publication number Publication date
DE3687257T2 (de) 1993-06-09
JPS62113261A (ja) 1987-05-25
EP0222074A3 (en) 1989-09-27
EP0222074B1 (en) 1992-12-09
EP0222074A2 (en) 1987-05-20
US4760515A (en) 1988-07-26
DE3687257D1 (de) 1993-01-21
JPH0812652B2 (ja) 1996-02-07

Similar Documents

Publication Publication Date Title
BR8604937A (pt) Aparelho de arbitragem em um sistema de computador
GB8604787D0 (en) Multiprocessor computer system
NO177548C (no) System for bestemmelse av en programvares riktighet i et databehandlingsapparat
GB2193827B (en) Handwritten keyboardless-entry computer system
ES552464A0 (es) Sistema de proceso de datos
FI862700A (fi) Elektroninen järjestelmä
DE3669795D1 (de) Tragbares personalrechnersystem.
DE3689689T2 (de) Hochzuverlässiges Rechnersystem.
EP0218979A3 (en) Computer program debugging system
ES555235A0 (es) Un sistema de proceso de datos
DE3650602T2 (de) Datenverarbeitungssystem
NO171239C (no) Databehandlingssystem
BR8507171A (pt) Sistema multiprocessador
GB8510147D0 (en) Computer systems
NO861836L (no) Datasystem.
GB2234102B (en) Handwritten keyboardless-entry computer system
GB2186892B (en) Computer aided design system
GB9018054D0 (en) Handwritten keyboardless-entry computer system
BG41969A1 (en) Multiprocessor computer system
SE8500466D0 (sv) A security system for a computer
KR900010567A (ko) 컴퓨터 시스템
GB8531348D0 (en) Ultrasonic device computer aided design system
KR890001261U (ko) 컴퓨터 시스템 로킹 장치
KR860008491U (ko) 멀티 버스를 사용한 컴퓨터에서의 ilbx를 이용한 듀얼포트 시스템
SE461878B (sv) Datorkopplingsenhet

Legal Events

Date Code Title Description
B21A Patent or certificate of addition expired [chapter 21.1 patent gazette]

Free format text: PATENTE EXTINTA EM 09/10/2001