IT1010165B - Procedimento perfezionato per la fabbricazione di circuiti semicon duttori integrati - Google Patents

Procedimento perfezionato per la fabbricazione di circuiti semicon duttori integrati

Info

Publication number
IT1010165B
IT1010165B IT21996/74A IT2199674A IT1010165B IT 1010165 B IT1010165 B IT 1010165B IT 21996/74 A IT21996/74 A IT 21996/74A IT 2199674 A IT2199674 A IT 2199674A IT 1010165 B IT1010165 B IT 1010165B
Authority
IT
Italy
Prior art keywords
semiconic
ductors
circuits
manufacture
integrated
Prior art date
Application number
IT21996/74A
Other languages
English (en)
Italian (it)
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of IT1010165B publication Critical patent/IT1010165B/it

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/667—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of alloy material, compound material or organic material contacting the insulator, e.g. TiN workfunction layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/112—Constructional design considerations for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layers, e.g. by using channel stoppers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/665—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of elemental metal contacting the insulator, e.g. tungsten or molybdenum
    • H10P50/282—
    • H10W20/092—
    • H10W20/40—
    • H10W20/42—
IT21996/74A 1973-06-29 1974-04-29 Procedimento perfezionato per la fabbricazione di circuiti semicon duttori integrati IT1010165B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US00375298A US3804738A (en) 1973-06-29 1973-06-29 Partial planarization of electrically insulative films by resputtering

Publications (1)

Publication Number Publication Date
IT1010165B true IT1010165B (it) 1977-01-10

Family

ID=23480308

Family Applications (1)

Application Number Title Priority Date Filing Date
IT21996/74A IT1010165B (it) 1973-06-29 1974-04-29 Procedimento perfezionato per la fabbricazione di circuiti semicon duttori integrati

Country Status (7)

Country Link
US (1) US3804738A (enExample)
JP (2) JPS5546060B2 (enExample)
CA (1) CA1030665A (enExample)
DE (1) DE2430692C2 (enExample)
FR (1) FR2235481B1 (enExample)
GB (1) GB1418278A (enExample)
IT (1) IT1010165B (enExample)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5639020B2 (enExample) * 1973-10-05 1981-09-10
US3976524A (en) * 1974-06-17 1976-08-24 Ibm Corporation Planarization of integrated circuit surfaces through selective photoresist masking
US4036723A (en) * 1975-08-21 1977-07-19 International Business Machines Corporation RF bias sputtering method for producing insulating films free of surface irregularities
US4007103A (en) * 1975-10-14 1977-02-08 Ibm Corporation Planarizing insulative layers by resputtering
DD136670A1 (de) * 1976-02-04 1979-07-18 Rudolf Sacher Verfahren und vorrichtung zur herstellung von halbleiterstrukturen
US4035276A (en) * 1976-04-29 1977-07-12 Ibm Corporation Making coplanar layers of thin films
US4029562A (en) * 1976-04-29 1977-06-14 Ibm Corporation Forming feedthrough connections for multi-level interconnections metallurgy systems
FR2375718A1 (fr) * 1976-12-27 1978-07-21 Radiotechnique Compelec Dispositif semiconducteur a reseau d'interconnexions multicouche
DE2705611A1 (de) * 1977-02-10 1978-08-17 Siemens Ag Verfahren zum bedecken einer auf einem substrat befindlichen ersten schicht oder schichtenfolge mit einer weiteren zweiten schicht durch aufsputtern
NL7701559A (nl) * 1977-02-15 1978-08-17 Philips Nv Het maken van schuine hellingen aan metaal- patronen, alsmede substraat voor een geinte- greerde schakeling voorzien van een dergelijk patroon.
US4111775A (en) * 1977-07-08 1978-09-05 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Multilevel metallization method for fabricating a metal oxide semiconductor device
JPS5432091A (en) * 1977-08-15 1979-03-09 Nec Corp Radar interference eleimenating system
JPS597212B2 (ja) * 1977-09-05 1984-02-17 富士通株式会社 プラズマ・エッチング方法
US4289834A (en) * 1977-10-20 1981-09-15 Ibm Corporation Dense dry etched multi-level metallurgy with non-overlapped vias
US4172004A (en) * 1977-10-20 1979-10-23 International Business Machines Corporation Method for forming dense dry etched multi-level metallurgy with non-overlapped vias
JPS54159662A (en) * 1978-06-07 1979-12-17 Hitachi Ltd Method of connecting wire conductors
US4492717A (en) * 1981-07-27 1985-01-08 International Business Machines Corporation Method for forming a planarized integrated circuit
JPS5893354A (ja) * 1981-11-30 1983-06-03 Mitsubishi Electric Corp 半導体装置の製造法
US4396458A (en) * 1981-12-21 1983-08-02 International Business Machines Corporation Method for forming planar metal/insulator structures
JPS59200440A (ja) * 1983-04-28 1984-11-13 Agency Of Ind Science & Technol 配線構造の製造方法
US4470874A (en) * 1983-12-15 1984-09-11 International Business Machines Corporation Planarization of multi-level interconnected metallization system
JPH0618194B2 (ja) * 1984-07-21 1994-03-09 工業技術院長 段差の被覆方法
JPH0697660B2 (ja) * 1985-03-23 1994-11-30 日本電信電話株式会社 薄膜形成方法
US4756810A (en) * 1986-12-04 1988-07-12 Machine Technology, Inc. Deposition and planarizing methods and apparatus
US5256594A (en) * 1989-06-16 1993-10-26 Intel Corporation Masking technique for depositing gallium arsenide on silicon
US5855966A (en) * 1997-11-26 1999-01-05 Eastman Kodak Company Method for precision polishing non-planar, aspherical surfaces
US12057317B2 (en) * 2021-07-19 2024-08-06 Micron Technology, Inc. Conductive layers in memory array region and methods for forming the same

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3514844A (en) * 1967-12-26 1970-06-02 Hughes Aircraft Co Method of making field-effect device with insulated gate
US3549876A (en) * 1968-03-07 1970-12-22 Eaton Yale & Towne Crane operating radius indicator
FR2119930B1 (enExample) * 1970-12-31 1974-08-19 Ibm
DE2202077A1 (de) * 1971-05-17 1972-11-30 Hochvakuum Dresden Veb Verfahren zur Herstellung von Mehrlagenleiterplatten

Also Published As

Publication number Publication date
GB1418278A (en) 1975-12-17
US3804738A (en) 1974-04-16
DE2430692C2 (de) 1982-10-21
JPS5623302B2 (enExample) 1981-05-30
JPS5546060B2 (enExample) 1980-11-21
JPS55130147A (en) 1980-10-08
DE2430692A1 (de) 1975-01-16
FR2235481A1 (enExample) 1975-01-24
JPS5024079A (enExample) 1975-03-14
FR2235481B1 (enExample) 1976-07-16
CA1030665A (en) 1978-05-02

Similar Documents

Publication Publication Date Title
IT1010165B (it) Procedimento perfezionato per la fabbricazione di circuiti semicon duttori integrati
IT1063394B (it) Procedimento perfezionato per la fabbricazione di circuiti integrati
IT1007685B (it) Procedimento per la produzione di dispositivi semiconduttori
AT361042B (de) Integrierte halbleiterschaltung
IT1063554B (it) Procedimento per la fabbricazione di circuiti integrati
AT349065B (de) Integrierte schaltung
IT1012351B (it) Circuito integrato semiconduttore
IT1022974B (it) Processo perfezionato per la fabbricazione di dispositivi semiconduttori
IT1026193B (it) Procedimento per la cloridratazione di silicio elementare
IT1022944B (it) Processo di diffusione planare per la fabbricazione di circuiti integrati monolitici
IT1064171B (it) Procedimento per la fabbricazione di circuiti integrati
IT1010166B (it) Metodo per la fabbricazione di dispositivi semiconduttori
AT308241B (de) Integrierte Halbleiterschaltung
IT963413B (it) Procedimento di fotoincisione particolarmente per la fabbrica zione di circuiti integrati
SE7416049L (sv) Halvledare
IT1063602B (it) Procedimento perfezionato per la fabbricazione di circuiti integrati
IT967732B (it) Metodo per la fabbricazione di circuiti microelettronici
IT1027847B (it) Substrato per la determikazione di proteinasi
NL7603580A (nl) Halfgeleider van het gevormde glastype.
IT1008804B (it) Struttura di piazzola di reoforo per circuiti integrati
SE7412165L (sv) Integrerad krets
IT1025191B (it) Procedimento perfezionato per la fabbricazione di circuiti integrati
BE817663A (fr) Circuits integres
IT1029607B (it) Procedimento per la produzione di parabenzochinone
IT1020393B (it) Substrato per la determinazione di desossiribonucleari