IT1063602B - Procedimento perfezionato per la fabbricazione di circuiti integrati - Google Patents

Procedimento perfezionato per la fabbricazione di circuiti integrati

Info

Publication number
IT1063602B
IT1063602B IT21449/76A IT2144976A IT1063602B IT 1063602 B IT1063602 B IT 1063602B IT 21449/76 A IT21449/76 A IT 21449/76A IT 2144976 A IT2144976 A IT 2144976A IT 1063602 B IT1063602 B IT 1063602B
Authority
IT
Italy
Prior art keywords
manufacture
integrated circuits
process perfected
perfected
circuits
Prior art date
Application number
IT21449/76A
Other languages
English (en)
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of IT1063602B publication Critical patent/IT1063602B/it

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H01L21/76237—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials introducing impurities in trench side or bottom walls, e.g. for forming channel stoppers or alter isolation behavior
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/037—Diffusion-deposition
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/049—Equivalence and options
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/051—Etching
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/085—Isolated-integrated
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/117—Oxidation, selective
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/122—Polycrystalline

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
IT21449/76A 1975-05-30 1976-03-23 Procedimento perfezionato per la fabbricazione di circuiti integrati IT1063602B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/582,336 US3972754A (en) 1975-05-30 1975-05-30 Method for forming dielectric isolation in integrated circuits

Publications (1)

Publication Number Publication Date
IT1063602B true IT1063602B (it) 1985-02-11

Family

ID=24328734

Family Applications (1)

Application Number Title Priority Date Filing Date
IT21449/76A IT1063602B (it) 1975-05-30 1976-03-23 Procedimento perfezionato per la fabbricazione di circuiti integrati

Country Status (7)

Country Link
US (1) US3972754A (it)
JP (1) JPS51147189A (it)
CA (1) CA1048658A (it)
DE (1) DE2617482A1 (it)
FR (1) FR2312857A1 (it)
GB (1) GB1516264A (it)
IT (1) IT1063602B (it)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4066485A (en) * 1977-01-21 1978-01-03 Rca Corporation Method of fabricating a semiconductor device
US4104090A (en) * 1977-02-24 1978-08-01 International Business Machines Corporation Total dielectric isolation utilizing a combination of reactive ion etching, anodic etching, and thermal oxidation
US4111720A (en) * 1977-03-31 1978-09-05 International Business Machines Corporation Method for forming a non-epitaxial bipolar integrated circuit
US4118250A (en) * 1977-12-30 1978-10-03 International Business Machines Corporation Process for producing integrated circuit devices by ion implantation
US4180416A (en) * 1978-09-27 1979-12-25 International Business Machines Corporation Thermal migration-porous silicon technique for forming deep dielectric isolation
US4322882A (en) * 1980-02-04 1982-04-06 Fairchild Camera & Instrument Corp. Method for making an integrated injection logic structure including a self-aligned base contact
FR2512999A1 (fr) * 1981-09-14 1983-03-18 Radiotechnique Compelec Dispositif semiconducteur formant memoire morte programmable a transistors
FR2538615A1 (fr) * 1982-12-22 1984-06-29 Trt Telecom Radio Electr Procede de fabrication de circuits integres bipolaires a isolation dielectrique et circuits integres ainsi obtenus
FR2543740B1 (fr) * 1983-03-28 1986-05-09 Trt Telecom Radio Electr Procede de realisation de transistors par integration monolithique en technologie isoplanar et circuits integres ainsi obtenus
US4771328A (en) * 1983-10-13 1988-09-13 International Business Machine Corporation Semiconductor device and process
JPS6088468A (ja) * 1983-10-13 1985-05-18 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション 半導体集積装置の製造方法
GB2238658B (en) * 1989-11-23 1993-02-17 Stc Plc Improvements in integrated circuits
US20090127659A1 (en) * 2007-11-15 2009-05-21 Zia Alan Shafi Bipolar junction transistor with a low collector resistance and method of forming the bipolar junction transistor in a CMOS process flow

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3379584A (en) * 1964-09-04 1968-04-23 Texas Instruments Inc Semiconductor wafer with at least one epitaxial layer and methods of making same
US3386865A (en) * 1965-05-10 1968-06-04 Ibm Process of making planar semiconductor devices isolated by encapsulating oxide filled channels
US3481801A (en) * 1966-10-10 1969-12-02 Frances Hugle Isolation technique for integrated circuits
US3648125A (en) * 1971-02-02 1972-03-07 Fairchild Camera Instr Co Method of fabricating integrated circuits with oxidized isolation and the resulting structure
US3796613A (en) * 1971-06-18 1974-03-12 Ibm Method of forming dielectric isolation for high density pedestal semiconductor devices
US3861968A (en) * 1972-06-19 1975-01-21 Ibm Method of fabricating integrated circuit device structure with complementary elements utilizing selective thermal oxidation and selective epitaxial deposition
JPS49126286A (it) * 1973-04-04 1974-12-03

Also Published As

Publication number Publication date
DE2617482A1 (de) 1976-12-16
GB1516264A (en) 1978-06-28
US3972754A (en) 1976-08-03
CA1048658A (en) 1979-02-13
FR2312857A1 (fr) 1976-12-24
JPS51147189A (en) 1976-12-17
FR2312857B1 (it) 1978-11-17

Similar Documents

Publication Publication Date Title
IT1063394B (it) Procedimento perfezionato per la fabbricazione di circuiti integrati
IT1079559B (it) Apparecchiatura automatizzata per la fabbricazione di circuiti integrati
IT1063768B (it) Procedimento perfezionato per la fabbricazione di dispositivi semiconduttori
IT1064386B (it) Procedimento per la fabbricazione di transistori
IT1064451B (it) Procedimento per la fabbricazione di pannelli di circuiti stampati
IT1118012B (it) Processo perfezionato per la fabbricazione di circuiti integrati
IT1063426B (it) Procedimento per la fabbricazione di sottili pellicole,in particolare di sottili pellicole metalliche nella fabbricazione di circuiti integrati
IT1063554B (it) Procedimento per la fabbricazione di circuiti integrati
IT1115712B (it) Apparecchiatura perfezionata per la fabbricazione di circuiti integrati
IT1070004B (it) Circuito integrato semiconduttore perfezionato
FR2336801A1 (fr) Circuit integre
IT1054826B (it) Metodo per il trattamento di composizioni metalliche
DK323976A (da) Skrueskaret fastgorelsesorgan
IT1072608B (it) Processo per la fabbricazione di dispositivi semiconduttori
IT1064171B (it) Procedimento per la fabbricazione di circuiti integrati
FR2316729A1 (fr) Circuit integre bipolaire
SE7605088L (sv) Anod for elektrolytiska forfaranden
IT1064349B (it) Procedimento di fabbricazione di idrossi-arilaldeidi
IT1066577B (it) Procedimento per la fabbricazione di macchine elettriche
FR2335052A1 (fr) Circuit integre
SE417237B (sv) Sekring for lasring
IT1063602B (it) Procedimento perfezionato per la fabbricazione di circuiti integrati
IT1074039B (it) Processo per la fabbricazione di matrici di fototransisitori integrati
SE7606179L (sv) Halvledaranordningsaggregat
IT1062472B (it) Procedimento perfezionato di tripla aggraffatura