GB2261754A - Semiconductor memory device - Google Patents

Semiconductor memory device Download PDF

Info

Publication number
GB2261754A
GB2261754A GB9224303A GB9224303A GB2261754A GB 2261754 A GB2261754 A GB 2261754A GB 9224303 A GB9224303 A GB 9224303A GB 9224303 A GB9224303 A GB 9224303A GB 2261754 A GB2261754 A GB 2261754A
Authority
GB
United Kingdom
Prior art keywords
signal
detecting
input
control
equalization
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
GB9224303A
Other languages
English (en)
Other versions
GB9224303D0 (en
Inventor
Hyong-Gon Lee
Cheol-Ung Jang
Sung-Hee Cho
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of GB9224303D0 publication Critical patent/GB9224303D0/en
Publication of GB2261754A publication Critical patent/GB2261754A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1048—Data bus control circuits, e.g. precharging, presetting, equalising
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Static Random-Access Memory (AREA)
  • Dram (AREA)
GB9224303A 1991-11-19 1992-11-19 Semiconductor memory device Withdrawn GB2261754A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910020595A KR930010990A (ko) 1991-11-19 1991-11-19 반도체 메모리 장치에서의 스피드 향상을 위한 회로

Publications (2)

Publication Number Publication Date
GB9224303D0 GB9224303D0 (en) 1993-01-06
GB2261754A true GB2261754A (en) 1993-05-26

Family

ID=19323071

Family Applications (1)

Application Number Title Priority Date Filing Date
GB9224303A Withdrawn GB2261754A (en) 1991-11-19 1992-11-19 Semiconductor memory device

Country Status (8)

Country Link
JP (1) JPH05217378A (enrdf_load_stackoverflow)
KR (1) KR930010990A (enrdf_load_stackoverflow)
CN (1) CN1072528A (enrdf_load_stackoverflow)
DE (1) DE4234153A1 (enrdf_load_stackoverflow)
FR (1) FR2683934A1 (enrdf_load_stackoverflow)
GB (1) GB2261754A (enrdf_load_stackoverflow)
IT (1) IT1258253B (enrdf_load_stackoverflow)
TW (1) TW198157B (enrdf_load_stackoverflow)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR940002860A (ko) * 1992-07-27 1994-02-19 김광호 어드레스 변동 검출기
US8688955B2 (en) 2010-08-13 2014-04-01 Micron Technology, Inc. Line termination methods and apparatus
CN102723100A (zh) * 2012-05-23 2012-10-10 常州芯奇微电子科技有限公司 多功能内存接口电路

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0278155A2 (en) * 1987-02-10 1988-08-17 Mitsubishi Denki Kabushiki Kaisha Dynamic random access memory
US5047984A (en) * 1989-05-09 1991-09-10 Nec Corporation Internal synchronous static RAM

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6224875A (ja) * 1985-07-24 1987-02-02 Sekisui Chem Co Ltd 溶接装置
JPH0640439B2 (ja) * 1986-02-17 1994-05-25 日本電気株式会社 半導体記憶装置
KR910003605B1 (ko) * 1988-04-30 1991-06-07 삼성전자 주식회사 Sram 센스앰프의 등화회로
US4969125A (en) * 1989-06-23 1990-11-06 International Business Machines Corporation Asynchronous segmented precharge architecture
EP0419852A3 (en) * 1989-09-22 1992-08-05 Texas Instruments Incorporated A memory with selective address transition detection for cache operation

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0278155A2 (en) * 1987-02-10 1988-08-17 Mitsubishi Denki Kabushiki Kaisha Dynamic random access memory
US5047984A (en) * 1989-05-09 1991-09-10 Nec Corporation Internal synchronous static RAM

Also Published As

Publication number Publication date
FR2683934A1 (fr) 1993-05-21
TW198157B (enrdf_load_stackoverflow) 1993-01-11
JPH05217378A (ja) 1993-08-27
CN1072528A (zh) 1993-05-26
DE4234153A1 (de) 1993-05-27
ITMI922575A1 (it) 1994-05-10
KR930010990A (ko) 1993-06-23
ITMI922575A0 (it) 1992-11-10
GB9224303D0 (en) 1993-01-06
IT1258253B (it) 1996-02-22

Similar Documents

Publication Publication Date Title
US6078546A (en) Synchronous semiconductor memory device with double data rate scheme
US6542417B2 (en) Semiconductor memory and method for controlling the same
US6636444B2 (en) Semiconductor memory device having improved data transfer rate without providing a register for holding write data
JPH0546040B2 (enrdf_load_stackoverflow)
US5737276A (en) Memory device with fast extended data out (EDO) mode and methods of operation therefor
US7724584B2 (en) Semiconductor memory device and method of compensating for signal interference thereof
US5295117A (en) Semiconductor memory device and method for controlling an output buffer utilizing an address transition detector
US6108254A (en) Dynamic random access memory having continuous data line equalization except at address transition during data reading
US6205069B1 (en) Semiconductor memory device with fast input/output line precharge scheme and method of precharging input/output lines thereof
US7480194B2 (en) Data input/output (I/O) apparatus for use in a memory device
EP0414477B1 (en) Semiconductor memory device having redundant memory cells
US6341100B1 (en) Semiconductor integrated circuit having circuit for writing data to memory cell
US5986955A (en) Method and apparatus for hiding data path equilibration time
JPH0821239B2 (ja) ダイナミック型半導体記憶装置およびそのテスト方法
US6243312B1 (en) Semiconductor memory device
GB2261754A (en) Semiconductor memory device
JPH0713865B2 (ja) 書込み動作を有する半導体メモリー装置
JPH0589700A (ja) 高速並列テストの機構
US6735674B2 (en) Method of maintaining data coherency in late-select synchronous pipeline type semiconductor memory device and data coherency maintaining circuit therefor
US7626885B2 (en) Column path circuit
KR0172365B1 (ko) 데이타 센싱시 센싱회로를 변환하는 반도체 메모리 장치
JPH0729375A (ja) 半導体記憶装置
US6678193B2 (en) Apparatus and method for tracking between data and echo clock
JPH0214487A (ja) 半導体記憶装置
JP3640218B2 (ja) 半導体集積回路

Legal Events

Date Code Title Description
WAP Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1)