GB2248988A - Interface circuits - Google Patents

Interface circuits Download PDF

Info

Publication number
GB2248988A
GB2248988A GB9027194A GB9027194A GB2248988A GB 2248988 A GB2248988 A GB 2248988A GB 9027194 A GB9027194 A GB 9027194A GB 9027194 A GB9027194 A GB 9027194A GB 2248988 A GB2248988 A GB 2248988A
Authority
GB
United Kingdom
Prior art keywords
inverter
voltage source
output
interface circuit
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
GB9027194A
Other languages
English (en)
Other versions
GB9027194D0 (en
Inventor
Gyo-Jin Han
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of GB9027194D0 publication Critical patent/GB9027194D0/en
Publication of GB2248988A publication Critical patent/GB2248988A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008Arrangements for reducing power consumption
    • H03K19/0013Arrangements for reducing power consumption in field effect transistor circuits
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175Coupling arrangements; Interface arrangements
    • H03K19/0185Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507Interface arrangements
    • H03K19/018521Interface arrangements of complementary type, e.g. CMOS

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)
GB9027194A 1990-10-15 1990-12-14 Interface circuits Withdrawn GB2248988A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900016388A KR920009078A (ko) 1990-10-15 1990-10-15 이중전압원 인터페이스회로

Publications (2)

Publication Number Publication Date
GB9027194D0 GB9027194D0 (en) 1991-02-06
GB2248988A true GB2248988A (en) 1992-04-22

Family

ID=19304696

Family Applications (1)

Application Number Title Priority Date Filing Date
GB9027194A Withdrawn GB2248988A (en) 1990-10-15 1990-12-14 Interface circuits

Country Status (8)

Country Link
JP (1) JPH04150411A (enrdf_load_stackoverflow)
KR (1) KR920009078A (enrdf_load_stackoverflow)
CN (1) CN1060724A (enrdf_load_stackoverflow)
DE (1) DE4040046C1 (enrdf_load_stackoverflow)
FR (1) FR2668001A1 (enrdf_load_stackoverflow)
GB (1) GB2248988A (enrdf_load_stackoverflow)
IT (1) IT1244339B (enrdf_load_stackoverflow)
NL (1) NL9100046A (enrdf_load_stackoverflow)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5432467A (en) * 1993-05-07 1995-07-11 Altera Corporation Programmable logic device with low power voltage level translator
US5508653A (en) * 1993-09-29 1996-04-16 Acc Microelectronics Corporation Multi-voltage circuit arrangement and method for accommodating hybrid electronic system requirements
US5825205A (en) * 1994-08-09 1998-10-20 Kabushiki Kaisha Toshiba Level-shift circuit for driving word lines of negative gate erasable type flash memory
US5917339A (en) * 1995-12-29 1999-06-29 Hyundai Elecronics Industries Co., Ltd. Mixed voltage input buffer
WO2001006656A1 (en) * 1999-07-19 2001-01-25 University Of Southern California High-performance clock-powered logic
US7005893B1 (en) 1999-07-19 2006-02-28 University Of Southern California High-performance clock-powered logic

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3258229B2 (ja) * 1996-03-18 2002-02-18 株式会社東芝 レベル変換回路及び半導体集積回路
DE19844674A1 (de) * 1998-09-29 1999-12-16 Siemens Ag Logikpegelkonverter
JP3701942B2 (ja) 2003-01-21 2005-10-05 沖電気工業株式会社 レベル変換回路
JP4667190B2 (ja) * 2005-09-29 2011-04-06 パナソニック株式会社 レベル変換回路
JP4702261B2 (ja) * 2005-11-24 2011-06-15 富士電機システムズ株式会社 レベルシフト回路
JP2017168965A (ja) * 2016-03-15 2017-09-21 力晶科技股▲ふん▼有限公司 レベルシフト回路

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2103897A (en) * 1981-07-17 1983-02-23 Mitel Corp Cmos turn-on circuit
EP0220833A2 (en) * 1985-09-24 1987-05-06 Kabushiki Kaisha Toshiba Level conversion circuit

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5087746A (enrdf_load_stackoverflow) * 1973-12-07 1975-07-15
US4039862A (en) * 1976-01-19 1977-08-02 Rca Corporation Level shift circuit
JPS5775027A (en) * 1980-10-29 1982-05-11 Nec Corp Level shift circuit
US4644185A (en) * 1985-05-03 1987-02-17 National Semiconductor Corporation Self clocking CMOS latch
US4695744A (en) * 1985-12-16 1987-09-22 Rca Corporation Level shift circuit including source follower output
US4897567A (en) * 1988-10-13 1990-01-30 Harris Corporation Fast level translator circuit
US4978870A (en) * 1989-07-19 1990-12-18 Industrial Technology Research Institute CMOS digital level shifter circuit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2103897A (en) * 1981-07-17 1983-02-23 Mitel Corp Cmos turn-on circuit
EP0220833A2 (en) * 1985-09-24 1987-05-06 Kabushiki Kaisha Toshiba Level conversion circuit

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5432467A (en) * 1993-05-07 1995-07-11 Altera Corporation Programmable logic device with low power voltage level translator
US5508653A (en) * 1993-09-29 1996-04-16 Acc Microelectronics Corporation Multi-voltage circuit arrangement and method for accommodating hybrid electronic system requirements
US5825205A (en) * 1994-08-09 1998-10-20 Kabushiki Kaisha Toshiba Level-shift circuit for driving word lines of negative gate erasable type flash memory
US5917339A (en) * 1995-12-29 1999-06-29 Hyundai Elecronics Industries Co., Ltd. Mixed voltage input buffer
WO2001006656A1 (en) * 1999-07-19 2001-01-25 University Of Southern California High-performance clock-powered logic
US7005893B1 (en) 1999-07-19 2006-02-28 University Of Southern California High-performance clock-powered logic
US7626425B2 (en) 1999-07-19 2009-12-01 University Of Southern California High performance clock-powered logic

Also Published As

Publication number Publication date
GB9027194D0 (en) 1991-02-06
KR920009078A (ko) 1992-05-28
IT9022392A1 (it) 1992-06-14
IT9022392A0 (it) 1990-12-14
JPH04150411A (ja) 1992-05-22
NL9100046A (nl) 1992-05-06
FR2668001A1 (fr) 1992-04-17
DE4040046C1 (enrdf_load_stackoverflow) 1992-04-02
CN1060724A (zh) 1992-04-29
IT1244339B (it) 1994-07-08

Similar Documents

Publication Publication Date Title
EP0884849B1 (en) Voltage-level shifter
JP3481121B2 (ja) レベルシフト回路
US7176741B2 (en) Level shift circuit
US7061299B2 (en) Bidirectional level shifter
KR100591520B1 (ko) 감소된 전압 입출력의 3상태 버퍼 및 그 제조 방법
JPH07183774A (ja) 出力バッファ回路、入力バッファ回路、および入出力バッファ回路
JPH0964704A (ja) レベルシフト半導体装置
JPH0440798B2 (enrdf_load_stackoverflow)
KR100348931B1 (ko) 노이즈 면역성이 개선된 저전력 디지털 회로
US6781413B2 (en) Level conversion circuit for which an operation at power voltage rise time is stabilized
JP2982196B2 (ja) 異電源インターフェース回路
GB2248988A (en) Interface circuits
US6819159B1 (en) Level shifter circuit
US20040207450A1 (en) Voltage level shifter and system mounting voltage level shifter therein
EP1317067B1 (en) One-stage voltage level shift circuit and system using the same
JPH04120817A (ja) Lsi回路の出力バッファ回路
JP5255244B2 (ja) 入出力装置
WO2004040765A1 (ja) レベル変換回路
US5669684A (en) Logic level shifter with power on control
US7196550B1 (en) Complementary CMOS driver circuit with de-skew control
US20070279091A1 (en) Digital Voltage Level Shifter
JPH03192915A (ja) フリップフロップ
JPH06204850A (ja) レベルシフタ回路
US6426658B1 (en) Buffers with reduced voltage input/output signals
US7262651B2 (en) Differential input buffer circuit with rail-to-rail input range

Legal Events

Date Code Title Description
WAP Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1)