GB1597333A - Computer system - Google Patents
Computer system Download PDFInfo
- Publication number
- GB1597333A GB1597333A GB23285/78A GB2328578A GB1597333A GB 1597333 A GB1597333 A GB 1597333A GB 23285/78 A GB23285/78 A GB 23285/78A GB 2328578 A GB2328578 A GB 2328578A GB 1597333 A GB1597333 A GB 1597333A
- Authority
- GB
- United Kingdom
- Prior art keywords
- bus
- computer
- switch
- data
- switches
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Bus Control (AREA)
- Information Transfer Systems (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19772742035 DE2742035A1 (de) | 1977-09-19 | 1977-09-19 | Rechnersystem |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB1597333A true GB1597333A (en) | 1981-09-03 |
Family
ID=6019283
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB23285/78A Expired GB1597333A (en) | 1977-09-19 | 1978-05-26 | Computer system |
Country Status (8)
| Country | Link |
|---|---|
| JP (1) | JPS5456743A (enExample) |
| BE (1) | BE870595A (enExample) |
| CA (1) | CA1121015A (enExample) |
| DE (1) | DE2742035A1 (enExample) |
| FR (1) | FR2403600A1 (enExample) |
| GB (1) | GB1597333A (enExample) |
| IT (1) | IT1098541B (enExample) |
| NL (1) | NL7809481A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4922409A (en) * | 1986-10-23 | 1990-05-01 | Bull S.A. | Bus control device comprising a plurality of isolatable segments |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5680722A (en) * | 1979-12-06 | 1981-07-02 | Nippon Telegr & Teleph Corp <Ntt> | Interprocessor control system |
| EP0057756B1 (de) * | 1981-02-11 | 1985-02-20 | Siemens Aktiengesellschaft | Anordnung zum Datenaustausch in parallel arbeitenden Multi-Mikrorechnersystemen |
| DE3104903C2 (de) * | 1981-02-11 | 1986-05-15 | Siemens AG, 1000 Berlin und 8000 München | Anordnung zum Datenaustausch zwischen parallel arbeitenden Mikrorechnern |
| JPS5864562A (ja) * | 1981-10-14 | 1983-04-16 | Hitachi Ltd | 信号処理装置 |
| JPS5924363A (ja) * | 1982-07-31 | 1984-02-08 | Nec Home Electronics Ltd | 複数マイクロコンピユ−タのバス共通接続方式 |
| JPS5945527A (ja) * | 1982-09-07 | 1984-03-14 | Hitachi Ltd | バス制御方法 |
| JPS63138448A (ja) * | 1986-12-01 | 1988-06-10 | Fanuc Ltd | 多重プロセツサ処理システムにおけるバス制御方式 |
| JP2967928B2 (ja) * | 1987-06-19 | 1999-10-25 | 日本電信電話株式会社 | 並列プロセツサ |
| FI84114C (fi) * | 1988-02-17 | 1991-10-10 | Valtion Teknillinen | Inkopplingssystem. |
| JP4317296B2 (ja) * | 1999-09-17 | 2009-08-19 | 株式会社ターボデータラボラトリー | 並列コンピュータのアーキテクチャおよびこのアーキテクチャを利用した情報処理ユニット |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3832695A (en) * | 1972-11-06 | 1974-08-27 | Sperry Rand Corp | Partitioning circuit employing external interrupt signal |
| JPS5093362A (enExample) * | 1973-12-19 | 1975-07-25 | ||
| DE2546202A1 (de) * | 1975-10-15 | 1977-04-28 | Siemens Ag | Rechnersystem aus mehreren miteinander verbundenen und zusammenwirkenden einzelrechnern und verfahren zum betrieb des rechnersystems |
| JPS52109340A (en) * | 1976-03-09 | 1977-09-13 | Zilog Inc | Device and method of microprocessing |
| JPS5324743A (en) * | 1976-08-20 | 1978-03-07 | Hitachi Ltd | Bus selector for electronic computer |
| DE2641741C2 (de) * | 1976-09-16 | 1986-01-16 | Siemens AG, 1000 Berlin und 8000 München | Rechenanlage aus mehreren miteinander über ein Sammelleitungssystem verbundenen und zusammenwirkenden Einzelrechnern und einem Steuerrechner |
| DE2651004A1 (de) * | 1976-11-08 | 1978-05-11 | Siemens Ag | Datenverarbeitungsanlage mit einer symmetrischen multiprozessorstruktur |
-
1977
- 1977-09-19 DE DE19772742035 patent/DE2742035A1/de not_active Withdrawn
-
1978
- 1978-05-26 GB GB23285/78A patent/GB1597333A/en not_active Expired
- 1978-09-13 IT IT27598/78A patent/IT1098541B/it active
- 1978-09-13 FR FR7826276A patent/FR2403600A1/fr active Granted
- 1978-09-18 CA CA000311503A patent/CA1121015A/en not_active Expired
- 1978-09-18 NL NL7809481A patent/NL7809481A/xx not_active Application Discontinuation
- 1978-09-19 JP JP11503278A patent/JPS5456743A/ja active Granted
- 1978-09-19 BE BE190579A patent/BE870595A/xx not_active IP Right Cessation
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4922409A (en) * | 1986-10-23 | 1990-05-01 | Bull S.A. | Bus control device comprising a plurality of isolatable segments |
Also Published As
| Publication number | Publication date |
|---|---|
| CA1121015A (en) | 1982-03-30 |
| DE2742035A1 (de) | 1979-03-29 |
| FR2403600A1 (fr) | 1979-04-13 |
| BE870595A (fr) | 1979-01-15 |
| FR2403600B1 (enExample) | 1985-02-15 |
| NL7809481A (nl) | 1979-03-21 |
| JPH0125096B2 (enExample) | 1989-05-16 |
| IT1098541B (it) | 1985-09-07 |
| IT7827598A0 (it) | 1978-09-13 |
| JPS5456743A (en) | 1979-05-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0214593B1 (en) | Ring packet switch | |
| GB1597333A (en) | Computer system | |
| US5027342A (en) | Local area network | |
| US7908422B2 (en) | System and method for a distributed crossbar network using a plurality of crossbars | |
| JPH0583016B2 (enExample) | ||
| JPH0715672B2 (ja) | フォールトトレラントシステム及び該システムの構築方法 | |
| JP2002507087A (ja) | 複数個のノードのためのデータバス | |
| JP2509947B2 (ja) | ネットワ−ク制御方式 | |
| US4760395A (en) | Arrangement for communications between equipment belonging to different network architectures | |
| JP2002507084A (ja) | 複数個のノードのためのデータバス | |
| US20210234545A1 (en) | Fpga chip with distributed multifunctional layer structure | |
| US7797476B2 (en) | Flexible connection scheme between multiple masters and slaves | |
| US7164684B2 (en) | Ethernet node having hub, switch and/or repeater characteristics | |
| JPH11177605A (ja) | 複数ルーティングアプリケーションの区分制御を提供するためのシステム | |
| US5933428A (en) | Two-tailed adapter for scalable, non-blocking networks | |
| JP3119130B2 (ja) | ネットワーク構成 | |
| JP4346539B2 (ja) | 制御装置 | |
| JPS6019814B2 (ja) | 自動切替装置 | |
| CN118555161B (zh) | 一种可变网络配置通信方法 | |
| JP3748258B2 (ja) | プロセッサ間通信制御装置のクロスバ回路及びこれを用いたコンピュータシステム | |
| US6972600B2 (en) | Base element for a multiplexer structure and corresponding multiplexer structure | |
| JPS60169298A (ja) | ネツトワ−ク構成 | |
| JPH0555904B2 (enExample) | ||
| JP2596386B2 (ja) | 冗長システム及びその運用方法 | |
| JPS61125672A (ja) | 階層化複重系計算機システムの自動切替方式 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PS | Patent sealed [section 19, patents act 1949] | ||
| PCNP | Patent ceased through non-payment of renewal fee |