GB1542135A - Integrated circuit modules for use in data processing systems - Google Patents
Integrated circuit modules for use in data processing systemsInfo
- Publication number
- GB1542135A GB1542135A GB769903A GB990376A GB1542135A GB 1542135 A GB1542135 A GB 1542135A GB 769903 A GB769903 A GB 769903A GB 990376 A GB990376 A GB 990376A GB 1542135 A GB1542135 A GB 1542135A
- Authority
- GB
- United Kingdom
- Prior art keywords
- chip
- information
- register
- further information
- converted
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/22—Means for limiting or controlling the pin/gate ratio
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/448—Execution paradigms, e.g. implementations of programming paradigms
- G06F9/4482—Procedural
- G06F9/4484—Executing subprograms
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Logic Circuits (AREA)
- Executing Machine-Instructions (AREA)
Abstract
The subsystem integrated from a semiconductor chip (B) includes at least one register (MR) which can be used for the internal operating sequence and into which a register information consisting of a number of bits is entered which is variable as determined by a further information received as pulse series. The further information is in each case supplied by a single-pin chip terminal (H). It is converted by a counting circuit (ZM) into a register information which has an effect in the subunit (B) itself. The chip (B) is reset into the initial state for the operating sequence, and the incoming further information is also converted, by an externally supplied resetting signal via a resetting input (R). Whilst the resetting signal is lacking, the single-pin chip terminal (H) can be used for supplying control pulses which trigger other pulses in the chip (B). During the switching-over of the chip (B), the counting mode of an input counter (EZ) and of an output counter (AZ) for an associated buffer memory (QS) can be switched over. An associated program controller can also be switched over in order to produce various types of stopping of the program sequence. The method has the advantage of being able to transmit different types of information via a single chip terminal. <IMAGE>
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19752517630 DE2517630B2 (en) | 1975-04-21 | 1975-04-21 | PARTIAL SETUP OF A DATA PROCESSING SYSTEM |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1542135A true GB1542135A (en) | 1979-03-14 |
Family
ID=5944580
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB769903A Expired GB1542135A (en) | 1975-04-21 | 1976-03-12 | Integrated circuit modules for use in data processing systems |
Country Status (11)
Country | Link |
---|---|
JP (1) | JPS51130131A (en) |
AT (1) | AT362948B (en) |
AU (1) | AU500957B2 (en) |
BE (1) | BE840959A (en) |
CH (1) | CH613542A5 (en) |
DE (1) | DE2517630B2 (en) |
FR (1) | FR2308988A1 (en) |
GB (1) | GB1542135A (en) |
IT (1) | IT1059166B (en) |
NL (1) | NL7603974A (en) |
ZA (1) | ZA761806B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0069509A1 (en) * | 1981-06-25 | 1983-01-12 | Fujitsu Limited | A circuit for reading out address data applied to a memory in a one-chip microcomputer |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2824862A1 (en) * | 1978-06-06 | 1979-12-20 | Siemens Ag | MONOLITHICALLY INTEGRATED DIGITAL SEMICONDUCTOR CIRCUIT |
GB8334267D0 (en) * | 1983-12-22 | 1984-02-01 | Turner New Technology Ltd John | Surface coating compositions |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR1542226A (en) * | 1966-11-03 | 1968-10-11 | Honeywell Inc | Input-output device between a digital calculator and a user device |
-
1975
- 1975-04-21 DE DE19752517630 patent/DE2517630B2/en not_active Ceased
-
1976
- 1976-01-29 CH CH109576A patent/CH613542A5/en not_active IP Right Cessation
- 1976-02-26 AT AT0143976A patent/AT362948B/en not_active IP Right Cessation
- 1976-03-12 GB GB769903A patent/GB1542135A/en not_active Expired
- 1976-03-24 ZA ZA761806A patent/ZA761806B/en unknown
- 1976-03-26 AU AU12409/76A patent/AU500957B2/en not_active Expired
- 1976-04-14 NL NL7603974A patent/NL7603974A/en not_active Application Discontinuation
- 1976-04-16 FR FR7611394A patent/FR2308988A1/en active Granted
- 1976-04-16 IT IT22399/76A patent/IT1059166B/en active
- 1976-04-19 JP JP4438776A patent/JPS51130131A/en active Pending
- 1976-04-21 BE BE166332A patent/BE840959A/en unknown
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0069509A1 (en) * | 1981-06-25 | 1983-01-12 | Fujitsu Limited | A circuit for reading out address data applied to a memory in a one-chip microcomputer |
US4513400A (en) * | 1981-06-25 | 1985-04-23 | Fujitsu Limited | Circuit for reading out address data applied to a memory in a one-chip microcomputer |
Also Published As
Publication number | Publication date |
---|---|
NL7603974A (en) | 1976-10-25 |
ATA143976A (en) | 1980-11-15 |
BE840959A (en) | 1976-10-21 |
JPS51130131A (en) | 1976-11-12 |
AT362948B (en) | 1981-06-25 |
FR2308988B1 (en) | 1979-04-13 |
FR2308988A1 (en) | 1976-11-19 |
DE2517630A1 (en) | 1976-11-04 |
CH613542A5 (en) | 1979-09-28 |
IT1059166B (en) | 1982-05-31 |
DE2517630B2 (en) | 1977-12-01 |
AU500957B2 (en) | 1979-06-07 |
ZA761806B (en) | 1977-03-30 |
AU1240976A (en) | 1977-09-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57150190A (en) | Monolithic storage device | |
GB1542135A (en) | Integrated circuit modules for use in data processing systems | |
US3735354A (en) | Multiplexed memory request interface | |
US3262102A (en) | Information buffer input circuit | |
JPS599117B2 (en) | Storage device | |
JPS5663628A (en) | Data processing device | |
JPS5513473A (en) | Magnification/reduction device for pattern | |
JPS5739438A (en) | Input controlling system | |
SU1755367A1 (en) | Device for generating pulse trains | |
JPS5445550A (en) | Digital protection control unit | |
SU1288705A1 (en) | Device for allocating memory resources in computer complex | |
SU482742A1 (en) | Exchange control device | |
SU556495A1 (en) | Memory device | |
SU1453401A1 (en) | Random number generator | |
SU1278863A1 (en) | Interface for linking the using equipment with digital computer | |
SU985827A1 (en) | Buffer memory device | |
JPH04189170A (en) | Printer | |
SU1275455A2 (en) | Device for controlling data outuput in start-stop mode | |
SU1104495A2 (en) | Input-output controller | |
SU572846A1 (en) | Memory control block | |
SU490115A1 (en) | System for exchanging control computer data with peripheral devices | |
JPS5640938A (en) | Input/output control unit | |
JPS57111720A (en) | System for data protection of data transfer control | |
JPS5952353A (en) | Time chart output system | |
JPS56127248A (en) | Operation controller |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PCNP | Patent ceased through non-payment of renewal fee |