GB1525654A - Multiplying devices - Google Patents

Multiplying devices

Info

Publication number
GB1525654A
GB1525654A GB18364/76A GB1836476A GB1525654A GB 1525654 A GB1525654 A GB 1525654A GB 18364/76 A GB18364/76 A GB 18364/76A GB 1836476 A GB1836476 A GB 1836476A GB 1525654 A GB1525654 A GB 1525654A
Authority
GB
United Kingdom
Prior art keywords
range
product
equal
subtracter
divided
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB18364/76A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
INST MAT I MEKH AN KAZAKH SSR
Original Assignee
INST MAT I MEKH AN KAZAKH SSR
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by INST MAT I MEKH AN KAZAKH SSR filed Critical INST MAT I MEKH AN KAZAKH SSR
Publication of GB1525654A publication Critical patent/GB1525654A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/729—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic using representation by a residue number system

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
GB18364/76A 1976-04-30 1976-05-05 Multiplying devices Expired GB1525654A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19762619307 DE2619307A1 (de) 1976-04-30 1976-04-30 Multipliziereinrichtung

Publications (1)

Publication Number Publication Date
GB1525654A true GB1525654A (en) 1978-09-20

Family

ID=5976844

Family Applications (1)

Application Number Title Priority Date Filing Date
GB18364/76A Expired GB1525654A (en) 1976-04-30 1976-05-05 Multiplying devices

Country Status (4)

Country Link
US (1) US4121298A (enExample)
DE (1) DE2619307A1 (enExample)
FR (1) FR2355330A1 (enExample)
GB (1) GB1525654A (enExample)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4458327A (en) * 1979-06-28 1984-07-03 John Larson Prime or relatively prime radix data processing system
US4744043A (en) * 1985-03-25 1988-05-10 Motorola, Inc. Data processor execution unit which receives data with reduced instruction overhead
US4816805A (en) * 1987-02-02 1989-03-28 Grumman Aerospace Corporation Residue number system shift accumulator decoder
US5010505A (en) * 1987-02-27 1991-04-23 The Boeing Company Optical cross bar arithmetic/logic unit
US4939682A (en) * 1988-07-15 1990-07-03 The Boeing Company Integrated electro-optic arithmetic/logic unit and method for making the same
US4948959A (en) * 1988-07-15 1990-08-14 The Boeing Company Optical computer including pipelined conversion of numbers to residue representation
US4910699A (en) * 1988-08-18 1990-03-20 The Boeing Company Optical computer including parallel residue to binary conversion
US5050120A (en) * 1989-09-29 1991-09-17 The Boeing Company Residue addition overflow detection processor
US5107451A (en) * 1990-01-30 1992-04-21 The Boeing Company Method and apparatus for pipelined detection of overflow in residue arithmetic multiplication
US5033016A (en) * 1990-03-06 1991-07-16 The Boeing Company Coherence multiplexed arithmetic/logic unit
US6529924B1 (en) * 2000-03-27 2003-03-04 International Business Machines Corporation Method and apparatus for generating shift amount signals for an alignment shifter
US11509897B2 (en) * 2020-08-07 2022-11-22 Samsung Display Co., Ltd. Compression with positive reconstruction error
US11503322B2 (en) 2020-08-07 2022-11-15 Samsung Display Co., Ltd. DPCM codec with higher reconstruction quality on important gray levels

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CH412411A (de) * 1959-12-30 1966-04-30 Ibm Vorrichtung zur Durchführung von Multiplikationen und Divisionen im Zahlensystem der Restklassen
US3137788A (en) * 1960-11-04 1964-06-16 Emi Ltd Error checking system using residue redundancy
BE620229A (enExample) * 1961-07-19
US3609328A (en) * 1968-12-19 1971-09-28 Bell Telephone Labor Inc Multiaperture ferrite residue arithmetic unit
SU601689A1 (ru) * 1975-03-25 1978-04-05 Институт математики и механики АН Казахской ССР Арифметическое устройство

Also Published As

Publication number Publication date
US4121298A (en) 1978-10-17
FR2355330B1 (enExample) 1978-10-13
DE2619307A1 (de) 1977-11-10
FR2355330A1 (fr) 1978-01-13

Similar Documents

Publication Publication Date Title
GB1525654A (en) Multiplying devices
GB1167272A (en) Improvement to Key Generators for Cryptographic Devices
GB1280906A (en) Multiplying device
GB1519095A (en) Multiplying device
SU662941A1 (ru) Устройство дл умножени целых чисел
Certaine On sequences of pseudo-random numbers of maximal length
US3866031A (en) Analogue function generator
GB1099340A (en) Multiplier circuit
GB976620A (en) Improvements in or relating to multiplying arrangements for digital computing and like purposes
GB960951A (en) Fast multiply system
JPS6156823B2 (enExample)
JPH0621983B2 (ja) 乗算器
JPS576972A (en) Multiplying circuit of complex number
GB965830A (en) Parallel adder with fast carry network
JPS5520508A (en) Processor for division
SU390525A1 (ru) УСТРОЙСТВО дл УМНОЖЕНИЯ ДЕСЯТИЧНЫХ ЧИСЕЛ
JPS56168276A (en) Arithmetic processing unit
JPS553066A (en) Composite multiplier
JPS5663649A (en) Parallel multiplication apparatus
JPH0371331A (ja) 乗算器
SU583433A1 (ru) Устройство дл умножени
JPS5741737A (en) Dividing device
JPS57169849A (en) Division circuit
SU555401A1 (ru) Устройство дл умножени
SU1262482A1 (ru) Последовательное устройство дл умножени

Legal Events

Date Code Title Description
PS Patent sealed [section 19, patents act 1949]