FR2355330A1 - Dispositif de multiplication - Google Patents

Dispositif de multiplication

Info

Publication number
FR2355330A1
FR2355330A1 FR7618084A FR7618084A FR2355330A1 FR 2355330 A1 FR2355330 A1 FR 2355330A1 FR 7618084 A FR7618084 A FR 7618084A FR 7618084 A FR7618084 A FR 7618084A FR 2355330 A1 FR2355330 A1 FR 2355330A1
Authority
FR
France
Prior art keywords
multiplication
pair
multiplication device
unit
modulo
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7618084A
Other languages
English (en)
French (fr)
Other versions
FR2355330B1 (enExample
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
INST MAT MEK
Original Assignee
INST MAT MEK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by INST MAT MEK filed Critical INST MAT MEK
Publication of FR2355330A1 publication Critical patent/FR2355330A1/fr
Application granted granted Critical
Publication of FR2355330B1 publication Critical patent/FR2355330B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/729—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic using representation by a residue number system

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
FR7618084A 1976-04-30 1976-06-15 Dispositif de multiplication Granted FR2355330A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19762619307 DE2619307A1 (de) 1976-04-30 1976-04-30 Multipliziereinrichtung

Publications (2)

Publication Number Publication Date
FR2355330A1 true FR2355330A1 (fr) 1978-01-13
FR2355330B1 FR2355330B1 (enExample) 1978-10-13

Family

ID=5976844

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7618084A Granted FR2355330A1 (fr) 1976-04-30 1976-06-15 Dispositif de multiplication

Country Status (4)

Country Link
US (1) US4121298A (enExample)
DE (1) DE2619307A1 (enExample)
FR (1) FR2355330A1 (enExample)
GB (1) GB1525654A (enExample)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4458327A (en) * 1979-06-28 1984-07-03 John Larson Prime or relatively prime radix data processing system
US4744043A (en) * 1985-03-25 1988-05-10 Motorola, Inc. Data processor execution unit which receives data with reduced instruction overhead
US4816805A (en) * 1987-02-02 1989-03-28 Grumman Aerospace Corporation Residue number system shift accumulator decoder
US5010505A (en) * 1987-02-27 1991-04-23 The Boeing Company Optical cross bar arithmetic/logic unit
US4939682A (en) * 1988-07-15 1990-07-03 The Boeing Company Integrated electro-optic arithmetic/logic unit and method for making the same
US4948959A (en) * 1988-07-15 1990-08-14 The Boeing Company Optical computer including pipelined conversion of numbers to residue representation
US4910699A (en) * 1988-08-18 1990-03-20 The Boeing Company Optical computer including parallel residue to binary conversion
US5050120A (en) * 1989-09-29 1991-09-17 The Boeing Company Residue addition overflow detection processor
US5107451A (en) * 1990-01-30 1992-04-21 The Boeing Company Method and apparatus for pipelined detection of overflow in residue arithmetic multiplication
US5033016A (en) * 1990-03-06 1991-07-16 The Boeing Company Coherence multiplexed arithmetic/logic unit
US6529924B1 (en) * 2000-03-27 2003-03-04 International Business Machines Corporation Method and apparatus for generating shift amount signals for an alignment shifter
US11509897B2 (en) * 2020-08-07 2022-11-22 Samsung Display Co., Ltd. Compression with positive reconstruction error
US11503322B2 (en) 2020-08-07 2022-11-15 Samsung Display Co., Ltd. DPCM codec with higher reconstruction quality on important gray levels

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CH412411A (de) * 1959-12-30 1966-04-30 Ibm Vorrichtung zur Durchführung von Multiplikationen und Divisionen im Zahlensystem der Restklassen
US3137788A (en) * 1960-11-04 1964-06-16 Emi Ltd Error checking system using residue redundancy
BE620229A (enExample) * 1961-07-19
US3609328A (en) * 1968-12-19 1971-09-28 Bell Telephone Labor Inc Multiaperture ferrite residue arithmetic unit
SU601689A1 (ru) * 1975-03-25 1978-04-05 Институт математики и механики АН Казахской ССР Арифметическое устройство

Also Published As

Publication number Publication date
US4121298A (en) 1978-10-17
FR2355330B1 (enExample) 1978-10-13
DE2619307A1 (de) 1977-11-10
GB1525654A (en) 1978-09-20

Similar Documents

Publication Publication Date Title
FR2355330A1 (fr) Dispositif de multiplication
NL7812390A (nl) Draagbare apparatuur voor financieele transacties.
IT7827237A0 (it) Calcolatore microprogrammabile utilizzante unita' di elaborazione operanti simultaneamente.
JPS52130504A (en) Crypto processor
FR2343272A1 (fr) Dispositif de prise de vues radiographiques
OA05003A (fr) Appareil de terrassement et ensemble de dent approprié.
IT1086855B (it) Perfezionamento nel procedimento di recupero di cloro da miscugli gassosi che lo contengono
NL7800805A (nl) Weergeefpaneel en weergeefelementen daarvoor.
FR2387507A1 (enExample)
SU1594523A1 (ru) Параллельный сумматор
JPS5330241A (en) Arithmetic unit
JPS5388535A (en) Word processor
NL7705611A (nl) Losmaak- en aftreksysteem.
RU1830529C (ru) Устройство дл делени чисел
SU570062A1 (ru) Суммирующее устройство
FR2368091A1 (fr) Dispos
GB1531470A (en) Circuit arrangement for adding and subtracting
JPS5566019A (en) Abacus-type electronic desk calculator
JPS56168276A (en) Arithmetic processing unit
Newton An exercise in multi-processor operating-system design
SU1721602A1 (ru) Устройство дл делени
SU860062A1 (ru) Устройство дл умножени
JPS56159734A (en) Arithmetic system
JPS5344129A (en) Key inputting system
SU974369A1 (ru) Устройство дл умножени

Legal Events

Date Code Title Description
ST Notification of lapse