DE2619307A1 - Multipliziereinrichtung - Google Patents
MultipliziereinrichtungInfo
- Publication number
- DE2619307A1 DE2619307A1 DE19762619307 DE2619307A DE2619307A1 DE 2619307 A1 DE2619307 A1 DE 2619307A1 DE 19762619307 DE19762619307 DE 19762619307 DE 2619307 A DE2619307 A DE 2619307A DE 2619307 A1 DE2619307 A1 DE 2619307A1
- Authority
- DE
- Germany
- Prior art keywords
- input
- output
- multiplier
- generator
- correction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
- G06F7/729—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic using representation by a residue number system
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- General Engineering & Computer Science (AREA)
- Complex Calculations (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19762619307 DE2619307A1 (de) | 1976-04-30 | 1976-04-30 | Multipliziereinrichtung |
| GB18364/76A GB1525654A (en) | 1976-04-30 | 1976-05-05 | Multiplying devices |
| FR7618084A FR2355330A1 (fr) | 1976-04-30 | 1976-06-15 | Dispositif de multiplication |
| US05/732,922 US4121298A (en) | 1976-04-30 | 1976-10-15 | Central processing unit for numbers represented in the system of residual classes |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19762619307 DE2619307A1 (de) | 1976-04-30 | 1976-04-30 | Multipliziereinrichtung |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE2619307A1 true DE2619307A1 (de) | 1977-11-10 |
Family
ID=5976844
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE19762619307 Withdrawn DE2619307A1 (de) | 1976-04-30 | 1976-04-30 | Multipliziereinrichtung |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US4121298A (enExample) |
| DE (1) | DE2619307A1 (enExample) |
| FR (1) | FR2355330A1 (enExample) |
| GB (1) | GB1525654A (enExample) |
Families Citing this family (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4458327A (en) * | 1979-06-28 | 1984-07-03 | John Larson | Prime or relatively prime radix data processing system |
| US4744043A (en) * | 1985-03-25 | 1988-05-10 | Motorola, Inc. | Data processor execution unit which receives data with reduced instruction overhead |
| US4816805A (en) * | 1987-02-02 | 1989-03-28 | Grumman Aerospace Corporation | Residue number system shift accumulator decoder |
| US5010505A (en) * | 1987-02-27 | 1991-04-23 | The Boeing Company | Optical cross bar arithmetic/logic unit |
| US4939682A (en) * | 1988-07-15 | 1990-07-03 | The Boeing Company | Integrated electro-optic arithmetic/logic unit and method for making the same |
| US4948959A (en) * | 1988-07-15 | 1990-08-14 | The Boeing Company | Optical computer including pipelined conversion of numbers to residue representation |
| US4910699A (en) * | 1988-08-18 | 1990-03-20 | The Boeing Company | Optical computer including parallel residue to binary conversion |
| US5050120A (en) * | 1989-09-29 | 1991-09-17 | The Boeing Company | Residue addition overflow detection processor |
| US5107451A (en) * | 1990-01-30 | 1992-04-21 | The Boeing Company | Method and apparatus for pipelined detection of overflow in residue arithmetic multiplication |
| US5033016A (en) * | 1990-03-06 | 1991-07-16 | The Boeing Company | Coherence multiplexed arithmetic/logic unit |
| US6529924B1 (en) * | 2000-03-27 | 2003-03-04 | International Business Machines Corporation | Method and apparatus for generating shift amount signals for an alignment shifter |
| US11509897B2 (en) * | 2020-08-07 | 2022-11-22 | Samsung Display Co., Ltd. | Compression with positive reconstruction error |
| US11503322B2 (en) | 2020-08-07 | 2022-11-15 | Samsung Display Co., Ltd. | DPCM codec with higher reconstruction quality on important gray levels |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CH412411A (de) * | 1959-12-30 | 1966-04-30 | Ibm | Vorrichtung zur Durchführung von Multiplikationen und Divisionen im Zahlensystem der Restklassen |
| US3137788A (en) * | 1960-11-04 | 1964-06-16 | Emi Ltd | Error checking system using residue redundancy |
| BE620229A (enExample) * | 1961-07-19 | |||
| US3609328A (en) * | 1968-12-19 | 1971-09-28 | Bell Telephone Labor Inc | Multiaperture ferrite residue arithmetic unit |
| SU601689A1 (ru) * | 1975-03-25 | 1978-04-05 | Институт математики и механики АН Казахской ССР | Арифметическое устройство |
-
1976
- 1976-04-30 DE DE19762619307 patent/DE2619307A1/de not_active Withdrawn
- 1976-05-05 GB GB18364/76A patent/GB1525654A/en not_active Expired
- 1976-06-15 FR FR7618084A patent/FR2355330A1/fr active Granted
- 1976-10-15 US US05/732,922 patent/US4121298A/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| US4121298A (en) | 1978-10-17 |
| FR2355330B1 (enExample) | 1978-10-13 |
| GB1525654A (en) | 1978-09-20 |
| FR2355330A1 (fr) | 1978-01-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE2619307A1 (de) | Multipliziereinrichtung | |
| DE2246968A1 (de) | Einrichtung zur kombination, insbesondere multiplikation, zweier gleitkommazahlen | |
| DE1549476B2 (de) | Anordnung zur ausfuehrung von divisionen | |
| DE1549477B1 (de) | Einrichtung zur schnellen akkumulation einer anzahl mehr stelliger binaerer operanden | |
| DE4101004A1 (de) | Paralleler multiplizierer mit sprungfeld und modifiziertem wallac-baum | |
| EP0453641B1 (de) | CORDIC-Prozessor für Vektordrehungen in Carry-Save-Architektur | |
| DE1169166B (de) | Modulí¬9 Pruefzahl-Rechner | |
| DE1549508C3 (de) | Anordnung zur Übertragsberechnung mit kurzer Signallaufzeit | |
| DE2612750A1 (de) | Multipliziereinrichtung | |
| DE10219158B4 (de) | Vorrichtung und Verfahren zum Berechnen eines Ergebnisses einer modularen Multiplikation | |
| DE2732008C3 (de) | Einrichtung zur Reduzierung von Fibonacci-p-Codes auf die Minimalform | |
| DE1125208B (de) | Elektrisches Vergleichsschaltungssystem | |
| DE2039228A1 (de) | Verfahren und Vorrichtung zum Konvertieren und Stellenwert-Verschieben von Zahlsignalen unterschiedlicher Codes in einer Datenverarbeitungsanlage | |
| DE69130756T2 (de) | Gleitkommamultipliziergerät mit drei Übertragsfortpflanzungsaddierern, welche in parallel arbeiten können | |
| DE2712582C2 (de) | DDA-Rechner (Digital-Differential-Analysator) | |
| DE1241159B (de) | UEbertragschaltung fuer ein Schnelladdierwerk | |
| DE2142636C3 (de) | Rechenwerk für die Durchführung digitaler Multiplikationen | |
| DE2244741A1 (de) | Elektrische einrichtung zur digitalen messung einer groesse durch impulszaehlung | |
| DE3823722A1 (de) | Multiplizierer | |
| DE1965830A1 (de) | Digitaldatenverarbeitungseinrichtung | |
| DE1449837B2 (enExample) | ||
| DE2337356C3 (de) | Im Dualsystem arbeitende Multiplizierschaltung | |
| DE2239996B1 (de) | Elektronische vorrichtung zur parallelseriellen multiplikation einer natuerlich binaer kodierten zahl eines zahlensystemes mit geradzahliger basis groesser als 2 mit einem faktor, der gleich der haelfte der basis dieses zahlensystems ist | |
| DE2612718A1 (de) | Rechner-prozessor | |
| DE2322156A1 (de) | Hybridrechenanordnung |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8131 | Rejection | ||
| 8139 | Disposal/non-payment of the annual fee |