GB1383848A - Manufacturing etched patterns - Google Patents

Manufacturing etched patterns

Info

Publication number
GB1383848A
GB1383848A GB1567372A GB1567372A GB1383848A GB 1383848 A GB1383848 A GB 1383848A GB 1567372 A GB1567372 A GB 1567372A GB 1567372 A GB1567372 A GB 1567372A GB 1383848 A GB1383848 A GB 1383848A
Authority
GB
United Kingdom
Prior art keywords
layer
mask
etched
edge profile
silicon dioxide
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB1567372A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Philips Electronics UK Ltd
Original Assignee
Philips Electronic and Associated Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Electronic and Associated Industries Ltd filed Critical Philips Electronic and Associated Industries Ltd
Publication of GB1383848A publication Critical patent/GB1383848A/en
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/291Oxides or nitrides or carbides, e.g. ceramics, glass
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means
    • H01L21/31116Etching inorganic layers by chemical means by dry-etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31144Etching the insulating layers by chemical or physical means using masks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/02Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/08Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed by electric discharge, e.g. by spark erosion

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Chemical & Material Sciences (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Ceramic Engineering (AREA)
  • Drying Of Semiconductors (AREA)
  • ing And Chemical Polishing (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Weting (AREA)
GB1567372A 1971-04-08 1972-04-05 Manufacturing etched patterns Expired GB1383848A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE2117199A DE2117199C3 (de) 1971-04-08 1971-04-08 Verfahren zur Herstellung geätzter Muster in dünnen Schichten mit definierten Kantenprofilen

Publications (1)

Publication Number Publication Date
GB1383848A true GB1383848A (en) 1974-02-12

Family

ID=5804229

Family Applications (1)

Application Number Title Priority Date Filing Date
GB1567372A Expired GB1383848A (en) 1971-04-08 1972-04-05 Manufacturing etched patterns

Country Status (8)

Country Link
US (1) US3839177A (enExample)
JP (1) JPS5123265B1 (enExample)
CA (1) CA966085A (enExample)
DE (1) DE2117199C3 (enExample)
FR (1) FR2132745B1 (enExample)
GB (1) GB1383848A (enExample)
IT (1) IT960866B (enExample)
NL (1) NL7204499A (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7213625A (enExample) * 1972-10-07 1974-04-09
GB1485015A (en) * 1974-10-29 1977-09-08 Mullard Ltd Semi-conductor device manufacture
US4123663A (en) * 1975-01-22 1978-10-31 Tokyo Shibaura Electric Co., Ltd. Gas-etching device
NL7607298A (nl) * 1976-07-02 1978-01-04 Philips Nv Werkwijze voor het vervaardigen van een inrichting en inrichting vervaardigd volgens de werkwijze.
JPS5812234B2 (ja) * 1976-12-24 1983-03-07 一實 奥田 表示入りダイヤモンドの製造方法
NL8303316A (nl) * 1983-09-28 1985-04-16 Philips Nv Werkwijze voor het vervaardigen van een inrichting voor het uitzenden van licht.
US4543320A (en) * 1983-11-08 1985-09-24 Energy Conversion Devices, Inc. Method of making a high performance, small area thin film transistor
EP0187882B1 (de) * 1985-01-17 1989-04-05 Ibm Deutschland Gmbh Verfahren zur Herstellung von Kontakten mit niedrigem Übergangswiderstand
DE10135872A1 (de) * 2001-07-24 2003-02-27 Osram Opto Semiconductors Gmbh Verfahren zur Herstellung einer Linse

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3410774A (en) * 1965-10-23 1968-11-12 Ibm Method and apparatus for reverse sputtering selected electrically exposed areas of a cathodically biased workpiece
US3474021A (en) * 1966-01-12 1969-10-21 Ibm Method of forming openings using sequential sputtering and chemical etching
US3479269A (en) * 1967-01-04 1969-11-18 Bell Telephone Labor Inc Method for sputter etching using a high frequency negative pulse train
US3483108A (en) * 1967-05-29 1969-12-09 Gen Electric Method of chemically etching a non-conductive material using an electrolytically controlled mask
US3585121A (en) * 1967-11-17 1971-06-15 Nat Res Dev Diffraction gratings
US3676317A (en) * 1970-10-23 1972-07-11 Stromberg Datagraphix Inc Sputter etching process
US3733258A (en) * 1971-02-03 1973-05-15 Rca Corp Sputter-etching technique for recording holograms or other fine-detail relief patterns in hard durable materials

Also Published As

Publication number Publication date
DE2117199A1 (de) 1972-10-12
DE2117199C3 (de) 1974-08-22
CA966085A (en) 1975-04-15
JPS5123265B1 (enExample) 1976-07-15
DE2117199B2 (de) 1974-01-24
US3839177A (en) 1974-10-01
FR2132745A1 (enExample) 1972-11-24
NL7204499A (enExample) 1972-10-10
IT960866B (it) 1973-11-30
FR2132745B1 (enExample) 1976-06-11

Similar Documents

Publication Publication Date Title
JPS5562733A (en) Method of forming narrow region on silicon substrate
JPS5655571A (en) Fine pattern forming method of aluminum film or aluminum alloy film
GB1383848A (en) Manufacturing etched patterns
GB1440349A (en) Method of manufacturing etched patterns
JPS6438701A (en) Non-reflection treated substrate
JPS57124440A (en) Compound etching method
JPS51136289A (en) Semi-conductor producing
JPS5331964A (en) Production of semiconductor substrates
JPS5243370A (en) Method of forming depression in semiconductor substrate
JPS57138638A (en) Photoetching mask
GB1506961A (en) Method of etching a pattern in glass
JPS5232671A (en) Manufacturing process of semiconductor device
JPS51111056A (en) Diffused layer forming method
JPS5539645A (en) Dry taper etching
JPS52122477A (en) Processing of thin film patterns
JPS574122A (en) Formation of contact hole
JPS5267962A (en) Manufacture of semiconductor unit
JPH01243426A (ja) レジスト膜のエツチング方法
GB1531648A (en) Method of manufacturing a body having a gold pattern and body manufactured according to the method
JPS51117871A (en) Semiconductor substrate processing method
JPS5485674A (en) Manufacture for semiconductor element
JPH02298282A (ja) 金属エッチング方法
JPS56134746A (en) Method of forming wiring
JPS6459918A (en) Lift-off flattening process
JPS5626442A (en) Method for pattern formation

Legal Events

Date Code Title Description
PS Patent sealed [section 19, patents act 1949]
PE20 Patent expired after termination of 20 years