FR2633767B1 - Dispositif a memoire permettant la detection et la correction d'erreurs de donnees - Google Patents
Dispositif a memoire permettant la detection et la correction d'erreurs de donneesInfo
- Publication number
- FR2633767B1 FR2633767B1 FR8813893A FR8813893A FR2633767B1 FR 2633767 B1 FR2633767 B1 FR 2633767B1 FR 8813893 A FR8813893 A FR 8813893A FR 8813893 A FR8813893 A FR 8813893A FR 2633767 B1 FR2633767 B1 FR 2633767B1
- Authority
- FR
- France
- Prior art keywords
- detecting
- memory device
- data errors
- correcting data
- correcting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/2215—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test error correction or detection circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Detection And Correction Of Errors (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63160744A JPH0212445A (ja) | 1988-06-30 | 1988-06-30 | 記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2633767A1 FR2633767A1 (fr) | 1990-01-05 |
FR2633767B1 true FR2633767B1 (fr) | 1993-04-09 |
Family
ID=15721517
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR8813893A Expired - Fee Related FR2633767B1 (fr) | 1988-06-30 | 1988-10-24 | Dispositif a memoire permettant la detection et la correction d'erreurs de donnees |
Country Status (4)
Country | Link |
---|---|
US (1) | US4924465A (fr) |
JP (1) | JPH0212445A (fr) |
DE (1) | DE3837893A1 (fr) |
FR (1) | FR2633767B1 (fr) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5199035A (en) * | 1990-10-01 | 1993-03-30 | Motorola, Inc. | Logic circuit for reliability and yield enhancement |
JPH06325595A (ja) * | 1991-03-27 | 1994-11-25 | Nec Kyushu Ltd | 誤り訂正回路付きprom装置 |
JP2821278B2 (ja) * | 1991-04-15 | 1998-11-05 | 日本電気アイシーマイコンシステム株式会社 | 半導体集積回路 |
JP3059349B2 (ja) * | 1994-12-19 | 2000-07-04 | シャープ株式会社 | Icカード、及びフラッシュメモリの並列処理方法 |
JP3322303B2 (ja) * | 1998-10-28 | 2002-09-09 | 日本電気株式会社 | 半導体記憶装置 |
US6799287B1 (en) * | 2000-05-01 | 2004-09-28 | Hewlett-Packard Development Company, L.P. | Method and apparatus for verifying error correcting codes |
KR101174936B1 (ko) * | 2004-10-14 | 2012-08-17 | 주식회사 아도반테스토 | 오류 정정 부호가 부가된 데이터열을 기억하는 피시험메모리를 시험하는 시험 장치 및 시험 방법 |
US7581154B2 (en) * | 2005-06-30 | 2009-08-25 | Intel Corporation | Method and apparatus to lower operating voltages for memory arrays using error correcting codes |
US20070061669A1 (en) * | 2005-08-30 | 2007-03-15 | Major Karl L | Method, device and system for detecting error correction defects |
JP5245237B2 (ja) * | 2006-09-29 | 2013-07-24 | 富士通セミコンダクター株式会社 | エラー処理方法 |
DE112007003639B4 (de) * | 2007-11-03 | 2016-07-28 | Robert Bosch Gmbh | Verfahren und System zum Erfassen einer Störung in einer Fehlerkorrektureinheit |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4034195A (en) * | 1975-01-22 | 1977-07-05 | Phillips Petroleum Company | Test apparatus and method |
US4359771A (en) * | 1980-07-25 | 1982-11-16 | Honeywell Information Systems Inc. | Method and apparatus for testing and verifying the operation of error control apparatus within a memory |
US4561095A (en) * | 1982-07-19 | 1985-12-24 | Fairchild Camera & Instrument Corporation | High-speed error correcting random access memory system |
JPS6011953A (ja) * | 1983-07-01 | 1985-01-22 | Mitsubishi Electric Corp | メモリ装置 |
JPS6232822A (ja) * | 1985-07-30 | 1987-02-12 | ジヨン ヴインセント ム−ア(コンサルテイングエンジニアズ)ピ−テイ−ワイ,リミテツド | 密閉構造体およびその構築方法 |
JPS6232823A (ja) * | 1985-08-02 | 1987-02-12 | 株式会社 ドコ− | 植生物育成構造体 |
JPS6232825A (ja) * | 1985-08-03 | 1987-02-12 | シンワ株式会社 | シ−ト張設通し方法 |
JPS62101128A (ja) * | 1985-10-29 | 1987-05-11 | Fujitsu Ltd | ビタビ復号器の試験方法 |
US4794597A (en) * | 1986-03-28 | 1988-12-27 | Mitsubishi Denki Kabushiki Kaisha | Memory device equipped with a RAS circuit |
US4809273A (en) * | 1987-01-29 | 1989-02-28 | International Business Machines Corporation | Device for verifying operation of a checking code generator |
-
1988
- 1988-06-30 JP JP63160744A patent/JPH0212445A/ja active Pending
- 1988-10-20 US US07/260,021 patent/US4924465A/en not_active Expired - Fee Related
- 1988-10-24 FR FR8813893A patent/FR2633767B1/fr not_active Expired - Fee Related
- 1988-11-08 DE DE3837893A patent/DE3837893A1/de not_active Withdrawn
Also Published As
Publication number | Publication date |
---|---|
JPH0212445A (ja) | 1990-01-17 |
FR2633767A1 (fr) | 1990-01-05 |
US4924465A (en) | 1990-05-08 |
DE3837893A1 (de) | 1990-01-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR2627004B1 (fr) | Dispositif a memoire ayant pour fonction de detecter et de corriger une erreur dans l'information stockee | |
FR2640796B1 (fr) | Dispositif de memoire a semi-conducteurs | |
BR8900877A (pt) | Amplificador de deteccao e metodo para leitura de dados de um circuito eletronico de memoria | |
FI864315A (fi) | Menetelmä tietosignaalin virheiden ilmaisemiseksi ja piilottamiseksi | |
DE69600453D1 (de) | Gerät zur Detektion eines Spurverfolgungsfehlersignals | |
FR2633767B1 (fr) | Dispositif a memoire permettant la detection et la correction d'erreurs de donnees | |
EP0339270A3 (en) | A hardware mechanism for automatically detecting hot-spot reference and diverting same from memory traffic in a multiprocessor computer system | |
ES539201A0 (es) | Sistema de deteccion y correccion de errores de una unidad de memoria de procesado de datos. | |
DE68917758T2 (de) | Gerät zur Erkennung von Fehlern eines Anzeigesegments. | |
FR2648290B1 (fr) | Etage d'attaque d'amplificateur de detection destine a etre utilise dans un dispositif de memoire | |
FR2583202B1 (fr) | Dispositif de memoire a semiconducteurs | |
FR2578085B1 (fr) | Dispositif de memoire a semiconducteur | |
DE3574807D1 (de) | Erkennen und wiederherstellung eines fehlerzustands in einem seriellen schleifen-datenuebertragungssystem. | |
FR2684452B1 (fr) | Procede et dispositif de diagraphie a electrodes azimutales. | |
FR2733622B1 (fr) | Amplificateur de lecture de courant destine a etre utilise dans un dispositif de memoire a semi-conducteurs | |
GB2203318B (en) | Data processing apparatus with memory control function based on cpu state detection | |
DE68921415T2 (de) | Nichtflüchtige Speicheranordnung, fähig zum Liefern richtiger Lesedaten zu einem bestimmten Zeitpunkt. | |
DE58900675D1 (de) | Handgeraet zur erfassung photometrischer daten. | |
FR2638284B1 (fr) | Dispositif de memoire a semi-conducteur | |
FR2640061B1 (fr) | Dispositif de lecture/ecriture de cartes a memoire muni d'un dispositif de detection de cartes simulees | |
FR2648266B1 (fr) | Procede permettant d'ecrire des donnees lors de l'essai d'un dispositif de memoire, et circuit d'essai de dispositif de memoire | |
FR2633076B1 (fr) | Procede et dispositif de comptage de consommation par carte a memoire | |
FR2652896B1 (fr) | Procede et dispositif de detection de cliquetis. | |
FR2757305B1 (fr) | Dispositif et procede de lecture incrementale d'une memoire | |
FR2636151B1 (fr) | Dispositif de detection et de correction d'erreurs de donnees pour bus de transmission en parallele repondant triple |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
D6 | Patent endorsed licences of rights | ||
ST | Notification of lapse |