FR2534045B1 - Circuit additionneur numerique - Google Patents

Circuit additionneur numerique

Info

Publication number
FR2534045B1
FR2534045B1 FR8315550A FR8315550A FR2534045B1 FR 2534045 B1 FR2534045 B1 FR 2534045B1 FR 8315550 A FR8315550 A FR 8315550A FR 8315550 A FR8315550 A FR 8315550A FR 2534045 B1 FR2534045 B1 FR 2534045B1
Authority
FR
France
Prior art keywords
addition circuit
digital addition
digital
circuit
addition
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
FR8315550A
Other languages
English (en)
Other versions
FR2534045A1 (fr
Inventor
John Armer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
RCA Corp
Original Assignee
RCA Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by RCA Corp filed Critical RCA Corp
Publication of FR2534045A1 publication Critical patent/FR2534045A1/fr
Application granted granted Critical
Publication of FR2534045B1 publication Critical patent/FR2534045B1/fr
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/501—Half or full adders, i.e. basic adder cells for one denomination
    • G06F7/503—Half or full adders, i.e. basic adder cells for one denomination using carry switching, i.e. the incoming carry being connected directly, or only via an inverter, to the carry output under control of a carry propagate signal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
FR8315550A 1982-09-30 1983-09-29 Circuit additionneur numerique Expired FR2534045B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/429,328 US4523292A (en) 1982-09-30 1982-09-30 Complementary FET ripple carry binary adder circuit

Publications (2)

Publication Number Publication Date
FR2534045A1 FR2534045A1 (fr) 1984-04-06
FR2534045B1 true FR2534045B1 (fr) 1987-10-23

Family

ID=23702778

Family Applications (1)

Application Number Title Priority Date Filing Date
FR8315550A Expired FR2534045B1 (fr) 1982-09-30 1983-09-29 Circuit additionneur numerique

Country Status (11)

Country Link
US (1) US4523292A (fr)
JP (1) JPS5981736A (fr)
KR (1) KR840006088A (fr)
AT (1) AT386292B (fr)
AU (1) AU568814B2 (fr)
CA (1) CA1191961A (fr)
DE (1) DE3335559A1 (fr)
ES (1) ES8405969A1 (fr)
FR (1) FR2534045B1 (fr)
GB (1) GB2128781B (fr)
IT (1) IT1171086B (fr)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4583192A (en) * 1983-09-30 1986-04-15 Motorola, Inc. MOS full adder circuit
JPS60116034A (ja) * 1983-11-28 1985-06-22 Toshiba Corp 加算回路
JPS60134932A (ja) * 1983-12-24 1985-07-18 Toshiba Corp プリチヤ−ジ型の桁上げ連鎖加算回路
JPS6170636A (ja) * 1984-09-10 1986-04-11 レイセオン　カンパニ− 全加算器回路
US4866658A (en) * 1984-09-10 1989-09-12 Raytheon Company High speed full adder
US4704701A (en) * 1984-11-01 1987-11-03 Raytheon Company Conditional carry adder for a multibit digital computer
US4718034A (en) * 1984-11-08 1988-01-05 Data General Corporation Carry-save propagate adder
US4685079A (en) * 1984-12-14 1987-08-04 Rca Corporation Ripple-borrow binary subtraction circuit
US4707800A (en) * 1985-03-04 1987-11-17 Raytheon Company Adder/substractor for variable length numbers
US4709346A (en) * 1985-04-01 1987-11-24 Raytheon Company CMOS subtractor
JPS62111325A (ja) * 1985-07-12 1987-05-22 Mitsubishi Electric Corp マンチェスタ型キャリィ伝搬回路
JPH07104774B2 (ja) * 1985-11-26 1995-11-13 株式会社東芝 同期式演算回路
US4739503A (en) * 1986-04-21 1988-04-19 Rca Corporation Carry/borrow propagate adder/subtractor
DE3630605A1 (de) * 1986-09-09 1988-03-17 Lueder Ernst Prof Dr Ing Cmos-halbleiteranordnung als exor-nor-schaltung, insbesondere als baustein fuer eine cmos-volladdierstufe
JPS63140334A (ja) * 1986-12-02 1988-06-11 Mitsubishi Electric Corp 桁上げ信号伝播回路
JPS63145526A (ja) * 1986-12-09 1988-06-17 Mitsubishi Electric Corp 桁上げ信号伝播回路
IT1210751B (it) * 1987-05-20 1989-09-20 Cselt Centro Studi Lab Telecom Sommatore veloce in tecnologia c mos
US5047975A (en) * 1987-11-16 1991-09-10 Intel Corporation Dual mode adder circuitry with overflow detection and substitution enabled for a particular mode
JPH01180633A (ja) * 1988-01-12 1989-07-18 Mitsubishi Electric Corp 加算器
JPH0736151B2 (ja) * 1988-05-12 1995-04-19 三菱電機株式会社 全加算回路
US4899305A (en) * 1988-06-15 1990-02-06 National Semiconductor Corp. Manchester carry adder circuit
JPH03175530A (ja) * 1989-12-04 1991-07-30 Nec Corp 論理回路
DE4342639C1 (de) * 1993-12-14 1995-04-27 Siemens Ag Volladdierstufe und Verwendung
US6226735B1 (en) * 1998-05-08 2001-05-01 Broadcom Method and apparatus for configuring arbitrary sized data paths comprising multiple context processing elements
US20080177817A1 (en) * 2006-12-21 2008-07-24 Moore Charles H Inversion of alternate instruction and/or data bits in a computer
US9672185B2 (en) * 2013-09-27 2017-06-06 International Business Machines Corporation Method and system for enumerating digital circuits in a system-on-a-chip (SOC)
US10613829B2 (en) * 2018-05-17 2020-04-07 Qualcomm Incorporated Performance power optimized full adder

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50144372A (fr) * 1974-05-09 1975-11-20
US3900742A (en) * 1974-06-24 1975-08-19 Us Navy Threshold logic using complementary mos device
US4052604A (en) * 1976-01-19 1977-10-04 Hewlett-Packard Company Binary adder
JPS52152132A (en) * 1976-06-14 1977-12-17 Matsushita Electric Ind Co Ltd Carry siganl generator circuit
DE2647982A1 (de) * 1976-10-22 1978-04-27 Siemens Ag Logische schaltungsanordnung in integrierter mos-schaltkreistechnik
JPS53146558A (en) * 1977-05-26 1978-12-20 Citizen Watch Co Ltd Oscillator circuit
US4152775A (en) * 1977-07-20 1979-05-01 Intel Corporation Single line propagation adder and method for binary addition
US4217502A (en) * 1977-09-10 1980-08-12 Tokyo Shibaura Denki Kabushiki Kaisha Converter producing three output states
US4357675A (en) * 1980-08-04 1982-11-02 Bell Telephone Laboratories, Incorporated Ripple-carry generating circuit with carry regeneration
US4425623A (en) * 1981-07-14 1984-01-10 Rockwell International Corporation Lookahead carry circuit apparatus
US4417316A (en) * 1981-07-14 1983-11-22 Rockwell International Corporation Digital binary increment circuit apparatus
US4439835A (en) * 1981-07-14 1984-03-27 Rockwell International Corporation Apparatus for and method of generation of ripple carry signals in conjunction with logical adding circuitry
US4471454A (en) * 1981-10-27 1984-09-11 Ibm Corporation Fast, efficient, small adder

Also Published As

Publication number Publication date
ES525879A0 (es) 1984-06-16
GB2128781B (en) 1986-06-25
CA1191961A (fr) 1985-08-13
GB8326059D0 (en) 1983-11-02
ES8405969A1 (es) 1984-06-16
FR2534045A1 (fr) 1984-04-06
AU568814B2 (en) 1988-01-14
JPS5981736A (ja) 1984-05-11
IT8322927A1 (it) 1985-03-20
DE3335559A1 (de) 1984-04-05
AT386292B (de) 1988-07-25
ATA344883A (de) 1987-12-15
US4523292A (en) 1985-06-11
IT1171086B (it) 1987-06-10
KR840006088A (ko) 1984-11-21
IT8322927A0 (it) 1983-09-20
GB2128781A (en) 1984-05-02
AU1939783A (en) 1984-04-05

Similar Documents

Publication Publication Date Title
FR2534045B1 (fr) Circuit additionneur numerique
FI811744L (fi) Kopplingsanordning
NO813438L (no) Digital syntetiseringskrets.
DK162679C (da) Digitalt filterkredsloeb
DK466181A (da) Digitalt liniekredsloeb
DK300683D0 (da) Fikseringskredsloeb
FR2535126B1 (fr) Circuit de retardateur
AT377136B (de) Elektronischer schalter
FI830324A0 (fi) Elektroniskt ballastsystem foer gasurladdningsroer
FI823709A0 (fi) Kopplingsanordning
FI834706A0 (fi) Anordning foer att ansluta digitala terminaler till en digital vaexel
AT383903B (de) Schaltungsanordnung
FI811873L (fi) Kopplingsanordning
FI821550A0 (fi) Digital multiplexanordning
FI830659L (fi) Kopplingsanordning
KR840006724A (ko) 핀쿳션 보정 회로
AT382997B (de) Digitalsignal-verarbeitungskreis
FI833024A0 (fi) Kopplingsanordning
KR830003364U (ko) 회로 차단기
BE896037A (fr) Circuit de conference numerique
FI831519A0 (fi) Styrsats foer digital pulsvaexelriktare
FI840102A0 (fi) En med digitala data styrd pulsaddering och -substraherings krets
DE3380321D1 (de) Priority resolver circuit
FI823124A0 (fi) Kopplingsanordning
RO86027A2 (fr) Interclasseuse numerique

Legal Events

Date Code Title Description
TP Transmission of property
ST Notification of lapse