FR2399096A1 - Circuit de lecture pour des elements de memoire numeriques - Google Patents
Circuit de lecture pour des elements de memoire numeriquesInfo
- Publication number
- FR2399096A1 FR2399096A1 FR7820292A FR7820292A FR2399096A1 FR 2399096 A1 FR2399096 A1 FR 2399096A1 FR 7820292 A FR7820292 A FR 7820292A FR 7820292 A FR7820292 A FR 7820292A FR 2399096 A1 FR2399096 A1 FR 2399096A1
- Authority
- FR
- France
- Prior art keywords
- memory elements
- digital memory
- reading circuit
- amplifier
- read circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 239000004020 conductor Substances 0.000 abstract 2
- 239000003990 capacitor Substances 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/403—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh
- G11C11/404—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh with one charge-transfer gate, e.g. MOS transistor, per cell
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4091—Sense or sense/refresh amplifiers, or associated sense circuitry, e.g. for coupled bit-line precharging, equalising or isolating
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
- Amplifiers (AREA)
- Dram (AREA)
Abstract
L'invention concerne un circuit de lecture pour des éléments de mémoire numériques. Dans ce circuit de lecture, qui comporte des conducteurs de bits BL, BL', reliés à des conducteurs de mots WL, WL' ainsi qu'à des étages amplificateurs T1, T2; T3, T4 reliés à des commutateurs S, S', S1, S4 et à une tension d'alimentation UDD , l'entrée (par exemples a ) d'un étage amplificateur est reliée à la sortie (par exemple c) du second étage amplificateur et réciproquement, par des condensateurs respectifs C1 , C2 ).. Application notamment aux modules de mémoire intégrés.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19772734137 DE2734137A1 (de) | 1977-07-28 | 1977-07-28 | Leseschaltung fuer digitale speicherelemente |
Publications (1)
Publication Number | Publication Date |
---|---|
FR2399096A1 true FR2399096A1 (fr) | 1979-02-23 |
Family
ID=6015077
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR7820292A Withdrawn FR2399096A1 (fr) | 1977-07-28 | 1978-07-07 | Circuit de lecture pour des elements de memoire numeriques |
Country Status (5)
Country | Link |
---|---|
US (1) | US4162539A (fr) |
JP (1) | JPS5425641A (fr) |
DE (1) | DE2734137A1 (fr) |
FR (1) | FR2399096A1 (fr) |
GB (1) | GB1573728A (fr) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4547685A (en) * | 1983-10-21 | 1985-10-15 | Advanced Micro Devices, Inc. | Sense amplifier circuit for semiconductor memories |
DE3773286D1 (de) * | 1986-07-24 | 1991-10-31 | Siemens Ag | Integrierbare bewerterschaltung. |
US5332931A (en) * | 1991-06-24 | 1994-07-26 | Harris Corporation | High speed differential comparator |
JP2007141399A (ja) * | 2005-11-21 | 2007-06-07 | Renesas Technology Corp | 半導体装置 |
CN111033620B (zh) * | 2017-08-24 | 2023-11-21 | 株式会社半导体能源研究所 | 读出放大器、半导体装置及它们的工作方法以及电子设备 |
FR3146234A1 (fr) * | 2023-02-24 | 2024-08-30 | Universite De Montpellier | Circuit de lecture comprenant un amplificateur de lecture, et dispositif mémoire correspondant. |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3354449A (en) * | 1960-03-16 | 1967-11-21 | Control Data Corp | Digital to analog computer converter |
GB982119A (en) * | 1962-09-24 | 1965-02-03 | Internat Systems Control Ltd | Improvements in or relating to electrical apparatus |
US3249748A (en) * | 1962-10-30 | 1966-05-03 | Frederick R Fluhr | Generalized analog integrator |
US3441913A (en) * | 1966-04-12 | 1969-04-29 | James J Pastoriza | Multiple signal sampling and storage elements sequentially discharged through an operational amplifier |
-
1977
- 1977-07-28 DE DE19772734137 patent/DE2734137A1/de not_active Withdrawn
-
1978
- 1978-05-24 GB GB21822/78A patent/GB1573728A/en not_active Expired
- 1978-07-03 US US05/921,496 patent/US4162539A/en not_active Expired - Lifetime
- 1978-07-07 FR FR7820292A patent/FR2399096A1/fr not_active Withdrawn
- 1978-07-25 JP JP9085778A patent/JPS5425641A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
US4162539A (en) | 1979-07-24 |
DE2734137A1 (de) | 1979-02-08 |
GB1573728A (en) | 1980-08-28 |
JPS5425641A (en) | 1979-02-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57127989A (en) | Mos static type ram | |
FR2368783A1 (fr) | Module de memoire a semiconducteurs mos | |
KR850700177A (ko) | 메모리 장치 | |
KR850007148A (ko) | 고집적 밀도를 가능케하는 dram용 데이터 입출력 회로 | |
FR2399096A1 (fr) | Circuit de lecture pour des elements de memoire numeriques | |
KR840005593A (ko) | 모노리식(monolithic) 반도체 메모리 | |
FR2394144A1 (fr) | Memoire a semiconducteurs | |
EP0213503B1 (fr) | Circuit de mémoire semi-conductrice comprenant un générateur de tension de polarisation | |
EP0083195A2 (fr) | Circuit décodeur pour un dispositif semi-conducteur | |
Golla et al. | 30-Msamples/s programmable filter processor | |
FR2357980A1 (fr) | Generateur de fonction pour produire une tension en un point nodal auquel sont raccordees des bascules bistables constituees par des transistors mos, et disposees dans des conducteurs de bits d'une memoire mos | |
EP0010907A1 (fr) | Dispositif de mémoire à semi-conducteur comprenant un circuit du type flip-flop | |
JPS6476495A (en) | Semiconductor memory device | |
JPS54100232A (en) | Integrated memory | |
JPS6030039B2 (ja) | 半導体ダイナミツクメモリ装置 | |
JPH0264997A (ja) | 半導体記憶装置 | |
KR100265270B1 (ko) | 반도체 기억 장치 및 그의 출력 회로 | |
FR2366665A1 (fr) | Memoire dynamique a circuits integres a semi-conducteurs | |
RU2072629C1 (ru) | Выходная схема с тремя состояниями | |
FR2365179A1 (fr) | Dispositif pour realiser l'adressage d'une memoire mos | |
JPS57135498A (en) | Semiconductor memory | |
JPS5713542A (en) | Data speed transducer | |
JPS61160130A (ja) | タイミング発生回路 | |
JPS5834639Y2 (ja) | メモリの列デコ−ダ回路 | |
JPH09180474A (ja) | 半導体メモリ回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |