ES8704674A1 - Celula montada por la tecnica de semiconductor de oxido metalico complementario - Google Patents
Celula montada por la tecnica de semiconductor de oxido metalico complementarioInfo
- Publication number
- ES8704674A1 ES8704674A1 ES554331A ES554331A ES8704674A1 ES 8704674 A1 ES8704674 A1 ES 8704674A1 ES 554331 A ES554331 A ES 554331A ES 554331 A ES554331 A ES 554331A ES 8704674 A1 ES8704674 A1 ES 8704674A1
- Authority
- ES
- Spain
- Prior art keywords
- transistors
- cell
- resistor
- special
- capacitor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000003990 capacitor Substances 0.000 abstract 3
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/118—Masterslice integrated circuits
- H01L27/11803—Masterslice integrated circuits using field effect technology
- H01L27/11807—CMOS gate arrays
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
- Y10S257/923—Active solid-state devices, e.g. transistors, solid-state diodes with means to optimize electrical conductor current carrying capacity, e.g. particular conductor aspect ratio
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Medicines Containing Antibodies Or Antigens For Use As Internal Diagnostic Agents (AREA)
- Semiconductor Integrated Circuits (AREA)
- Bipolar Transistors (AREA)
- Luminescent Compositions (AREA)
- Immobilizing And Processing Of Enzymes And Microorganisms (AREA)
- Preparation Of Compounds By Using Micro-Organisms (AREA)
- Element Separation (AREA)
- Pyridine Compounds (AREA)
- Fuel Cell (AREA)
Abstract
CELULA MONTADA POR LA TECNICA DE SEMICONDUCTOR DE OXIDO METALICO COMPLEMENTARIO. CARACTERIZADA PORQUE EL CANAL (KP, KN) DE CADA UNO DE LOS TRANSISTORES (TR1, TR2) SE REALIZA DE TAL MANERA QUE CON UN CANAL ESTRECHO SEA GRANDE LA LONGITUD DEL CANAL; Y PORQUE CADA UNO DE LOS TRANSISTORES (TR1, TR2) SE REALIZA DE TAL FORMA QUE EL SURTIDOR Y EL DRENADOR (EP1, EP2, EN1, EN2) SE ENCUENTREN DE MANERA CONTIGUA Y EL CANAL (KP, KN) DISCURRA SENSIBLEMENTE DE FORMA LATERAL CON RESPECTO A UNA LINEA DE UNION IMAGINARIA ENTRE EL SURTIDOR Y EL DRENADOR. DE APLICACION EN LA TECNICA DE SEMICONDUCTOR DE OXIDO METALICO COMPLEMENTARIO (CMOS).
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE3514849 | 1985-04-24 |
Publications (2)
Publication Number | Publication Date |
---|---|
ES8704674A1 true ES8704674A1 (es) | 1987-04-01 |
ES554331A0 ES554331A0 (es) | 1987-04-01 |
Family
ID=6269024
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES554331A Expired ES8704674A1 (es) | 1985-04-24 | 1986-04-24 | Celula montada por la tecnica de semiconductor de oxido metalico complementario |
Country Status (12)
Country | Link |
---|---|
US (1) | US4839710A (es) |
EP (1) | EP0199231B1 (es) |
JP (1) | JPS61248551A (es) |
AT (1) | ATE57793T1 (es) |
DE (1) | DE3675064D1 (es) |
DK (1) | DK185186A (es) |
ES (1) | ES8704674A1 (es) |
FI (1) | FI861408A (es) |
GR (1) | GR861056B (es) |
IE (1) | IE57450B1 (es) |
NO (1) | NO861166L (es) |
PT (1) | PT82439B (es) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2786467B2 (ja) * | 1989-03-15 | 1998-08-13 | 沖電気工業株式会社 | Cmos半導体集積回路 |
US5281835A (en) * | 1989-06-14 | 1994-01-25 | Fujitsu Limited | Semi-custom integrated circuit device |
JPH05315448A (ja) * | 1992-04-27 | 1993-11-26 | Nec Corp | 集積回路装置およびそのレイアウト方法 |
US5367187A (en) * | 1992-12-22 | 1994-11-22 | Quality Semiconductor, Inc. | Master slice gate array integrated circuits with basic cells adaptable for both input/output and logic functions |
JP3719618B2 (ja) * | 1996-06-17 | 2005-11-24 | 松下電器産業株式会社 | 半導体装置及びその製造方法 |
US6180984B1 (en) | 1998-12-23 | 2001-01-30 | Honeywell Inc. | Integrated circuit impedance device and method of manufacture therefor |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4399417A (en) * | 1980-06-06 | 1983-08-16 | Bell Telephone Laboratories, Incorporated | Integrated CRC filter circuit |
JPS587854A (ja) * | 1981-07-06 | 1983-01-17 | Nippon Telegr & Teleph Corp <Ntt> | 相補型mis回路装置及びそれを有する半導体集積回路装置 |
JPS59135745A (ja) * | 1983-01-24 | 1984-08-04 | Hitachi Ltd | 半導体集積回路装置 |
JPS6047441A (ja) * | 1983-08-26 | 1985-03-14 | Fujitsu Ltd | 半導体集積回路 |
JPS6074644A (ja) * | 1983-09-30 | 1985-04-26 | Fujitsu Ltd | Cmosゲ−トアレ− |
-
1986
- 1986-03-24 NO NO861166A patent/NO861166L/no unknown
- 1986-04-01 FI FI861408A patent/FI861408A/fi not_active Application Discontinuation
- 1986-04-14 DE DE8686105065T patent/DE3675064D1/de not_active Expired - Fee Related
- 1986-04-14 EP EP86105065A patent/EP0199231B1/de not_active Expired - Lifetime
- 1986-04-14 AT AT86105065T patent/ATE57793T1/de active
- 1986-04-18 JP JP61089838A patent/JPS61248551A/ja active Pending
- 1986-04-22 DK DK185186A patent/DK185186A/da not_active Application Discontinuation
- 1986-04-22 GR GR861056A patent/GR861056B/el unknown
- 1986-04-22 PT PT82439A patent/PT82439B/pt not_active IP Right Cessation
- 1986-04-23 IE IE1081/86A patent/IE57450B1/en not_active IP Right Cessation
- 1986-04-24 ES ES554331A patent/ES8704674A1/es not_active Expired
-
1988
- 1988-06-08 US US07/203,532 patent/US4839710A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
DE3675064D1 (de) | 1990-11-29 |
DK185186D0 (da) | 1986-04-22 |
FI861408A0 (fi) | 1986-04-01 |
US4839710A (en) | 1989-06-13 |
DK185186A (da) | 1986-10-25 |
EP0199231B1 (de) | 1990-10-24 |
EP0199231A1 (de) | 1986-10-29 |
FI861408A (fi) | 1986-10-25 |
IE57450B1 (en) | 1992-09-09 |
GR861056B (en) | 1986-08-19 |
ES554331A0 (es) | 1987-04-01 |
ATE57793T1 (de) | 1990-11-15 |
PT82439B (pt) | 1992-07-31 |
JPS61248551A (ja) | 1986-11-05 |
PT82439A (de) | 1986-05-01 |
NO861166L (no) | 1986-10-27 |
IE861081L (en) | 1986-10-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3788645D1 (de) | Sonnenzelle mit verbesserter stirnflächenmetallisierung. | |
DE3583119D1 (de) | Bipolartransistor mit heterouebergang. | |
EP0357980A3 (en) | A memory cell with capacitance for single event upset protection | |
DE68910458D1 (de) | Monolithischer Zweiwegschalter mit MOS-Leistungstransistoren. | |
DE3873148D1 (de) | Spannungshochniveaudetektionsanordnung in der mos-technologie. | |
IT8423479A0 (it) | Matrice di memoria eprom con celle elementari simmetriche mos e suo metodo di scrittura. | |
DE3576612D1 (de) | Halbleiteranordnung mit mos-transistoren. | |
ES8704674A1 (es) | Celula montada por la tecnica de semiconductor de oxido metalico complementario | |
DE3578910D1 (de) | Einspritz-/messanordnung in einspritzgiessvorrichtungen. | |
EP0270219A3 (en) | Reduced parallel exclusive or and exclusive nor gate | |
DE3580737D1 (de) | Schraubverschluss aus kunststoff. | |
EP0463510A3 (en) | High density stacked gate eprom split cell with bit line reach-through and interruption immunity | |
DE3482528D1 (de) | In c-mos-technik realisierte basiszelle. | |
EP0050772A3 (en) | Jfet dynamic memory | |
DE59102441D1 (de) | Injektionsbohranker mit transportschnecke. | |
DE3586718D1 (de) | Festwertspeicher mit interdigitalen bitzeilen. | |
EP0157428A3 (en) | Semiconductor memory device with low-noise structure | |
IT1209660B (it) | 7-ossomitosani sostituiti aventi azione quali antibiotici. | |
DE3683654D1 (de) | Schema zum trennen einer bitzeile von einem leseverstaerker. | |
IT8683653A0 (it) | Amplificatore differenziale utilizzante transistori mos con canale dello stesso tipo. | |
IT9021086A0 (it) | Traslatore di livello a transistore singolo, con bassa impedenza dinamica, in tecnologia cmos | |
DE58904295D1 (de) | Hochspannungstransistor-anordnung in cmos-technologie. | |
DE3887658D1 (de) | Vorspannungs- und Vorladungsschaltung für eine Bitzeile mit EPROM-Speicherzellen in CMOS-Technologie. | |
DE3582828D1 (de) | Dynamischer speicheraufbau mit segmentierten und quasi-gefalteten bitzeilen. | |
JPS5484934A (en) | Semiconductor memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Patent lapsed |
Effective date: 19960401 |