ES8602270A1 - Una instalacion electronica de suma-resta en punto flotante - Google Patents

Una instalacion electronica de suma-resta en punto flotante

Info

Publication number
ES8602270A1
ES8602270A1 ES538377A ES538377A ES8602270A1 ES 8602270 A1 ES8602270 A1 ES 8602270A1 ES 538377 A ES538377 A ES 538377A ES 538377 A ES538377 A ES 538377A ES 8602270 A1 ES8602270 A1 ES 8602270A1
Authority
ES
Spain
Prior art keywords
shifting
control data
sets
shifting control
floating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES538377A
Other languages
English (en)
Other versions
ES538377A0 (es
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP58233114A external-priority patent/JPS60124729A/ja
Priority claimed from JP58248422A external-priority patent/JPS60142736A/ja
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of ES8602270A1 publication Critical patent/ES8602270A1/es
Publication of ES538377A0 publication Critical patent/ES538377A0/es
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G06F7/485—Adding; Subtracting
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49905—Exception handling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49936—Normalisation mentioned as feature only

Landscapes

  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Complex Calculations (AREA)
  • Image Processing (AREA)

Abstract

UN SISTEMA DE ADICION/SUBSTRACCION DE COMA FLOTANTE PARA DOS CONJUNTOS DE DATOS. INCLUYE UNA PRIMERA UNIDAD GENERADORA DE DATOS DE CONTROL DEL DESPLAZAMIENTO, UNA SEGUNDA UNIDAD GENERADORA DE DATOS DE CONTROL DEL DESPLAZAMIENTO, UNA PRIMERA UNIDAD DE DESPLAZAMIENTO Y UNA SEGUNDA UNIDAD DE DESPLAZAMIENTO. LA PRIMERA UNIDAD GENERA UNOS DATOS DE CONTROL DEL DESPLAZAMIENTO BASADOS EN UNA COMPARACION ENTRE LOS BITS INFERIORES DE LAS CARACTERISTICAS DE LOS DOS CONJUNTOS DE DATOS. LA SEGUNDA MITAD GENERA UNOS DATOS DE CONTROL DEL DESPLAZAMIENTO BASADOS EN UNA COMPARACION ENTRE TODOS LOS BITS DE LAS CARACTERISTICAS DE LOS DOS CONJUNTOS DE DATOS. EL ALINEAMIENTO DE LAS POSICIONES DE BITS ENTRE LAS FRACCIONES DE LOS DOS CONJUNTOS DE DATOS ES CONSEGUIDA LLEVANDO A CABO LA GENERACION DE DATOS DE CONTROL DEL DESPLAZAMIENTO EN PARALELO CON LA OPERACION DE DESPLAZAMIENTO.
ES538377A 1983-12-09 1984-12-07 Una instalacion electronica de suma-resta en punto flotante Granted ES538377A0 (es)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP58233114A JPS60124729A (ja) 1983-12-09 1983-12-09 浮動小数点加減算方式
JP58248422A JPS60142736A (ja) 1983-12-29 1983-12-29 浮動小数点加減算方式

Publications (2)

Publication Number Publication Date
ES8602270A1 true ES8602270A1 (es) 1985-11-01
ES538377A0 ES538377A0 (es) 1985-11-01

Family

ID=26530854

Family Applications (1)

Application Number Title Priority Date Filing Date
ES538377A Granted ES538377A0 (es) 1983-12-09 1984-12-07 Una instalacion electronica de suma-resta en punto flotante

Country Status (8)

Country Link
US (1) US5016209A (es)
EP (1) EP0145465B1 (es)
KR (1) KR890004307B1 (es)
AU (1) AU555230B2 (es)
BR (1) BR8406284A (es)
CA (1) CA1229415A (es)
DE (1) DE3481788D1 (es)
ES (1) ES538377A0 (es)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3236391C2 (de) * 1982-10-01 1992-05-27 Hans Joachim Dipl.-Ing. Eitel Gießpulver für den Stahlguß
US4760550A (en) * 1986-09-11 1988-07-26 Amdahl Corporation Saving cycles in floating point division
US4858165A (en) * 1987-06-19 1989-08-15 Digital Equipment Corporation Apparatus and method for acceleration of effective subtraction procedures by the approximation of the absolute value of the exponent argument difference
JP2695178B2 (ja) * 1988-03-11 1997-12-24 富士通株式会社 演算回路
DE69130627T2 (de) * 1990-09-07 1999-09-09 Nec Corp Schaltung zur Bestimmung des Betrags der Verschiebung in einen Gleitkommarechner, welche nur wenig Hardware braucht und mit hoher Geschwindigkeit zu betreiben ist
US5247471A (en) * 1991-12-13 1993-09-21 International Business Machines Corporation Radix aligner for floating point addition and subtraction
KR970016936A (ko) * 1995-09-06 1997-04-28 엘리 와이스 최상위 디지트를 결정하는 장치 및 방법
US5901076A (en) * 1997-04-16 1999-05-04 Advanced Micro Designs, Inc. Ripple carry shifter in a floating point arithmetic unit of a microprocessor
US6148315A (en) * 1998-04-30 2000-11-14 Mentor Graphics Corporation Floating point unit having a unified adder-shifter design
JP3609307B2 (ja) * 1999-12-07 2005-01-12 シャープ株式会社 文書管理装置

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3551665A (en) * 1966-09-13 1970-12-29 Ibm Floating point binary adder utilizing completely sequential hardware
JPS5776635A (en) * 1980-10-31 1982-05-13 Hitachi Ltd Floating multiplying circuit
US4488252A (en) * 1982-02-22 1984-12-11 Raytheon Company Floating point addition architecture
US4562553A (en) * 1984-03-19 1985-12-31 Analogic Corporation Floating point arithmetic system and method with rounding anticipation

Also Published As

Publication number Publication date
CA1229415A (en) 1987-11-17
AU555230B2 (en) 1986-09-18
EP0145465B1 (en) 1990-03-28
US5016209A (en) 1991-05-14
EP0145465A2 (en) 1985-06-19
AU3627084A (en) 1985-06-13
EP0145465A3 (en) 1986-05-28
KR850004818A (ko) 1985-07-27
DE3481788D1 (de) 1990-05-03
KR890004307B1 (ko) 1989-10-30
BR8406284A (pt) 1985-10-01
ES538377A0 (es) 1985-11-01

Similar Documents

Publication Publication Date Title
DE3480388D1 (en) Keyboard
ES8602270A1 (es) Una instalacion electronica de suma-resta en punto flotante
DE3586867T2 (de) In abhaengigkeit eines eingangssignals mit variabler datenrate betreibbarer leitungsentzerrer.
EP0173799A3 (en) Full adder circuit with sum and carry selection functions
TW243568B (en) Digital signal processor with an embedded viterbi co-processor
JPS5319728A (en) Data treansfer processing system
JPS5666947A (en) Data transmission method
JPS56111961A (en) Data file control device
JPS5592054A (en) Unique word detection circuit
JPS52147909A (en) Error control switching system
JPS5368056A (en) Compound unit of digital sine wave
JPS51150203A (en) Information transmission system
JPS57137939A (en) Parallel counting and sorting method and its circuit
JPS52127035A (en) Signal input system
TW353253B (en) Method for the generation of an output clock signal, which can be used for controlling a data output as a function of one of a plurality of input clock signals
JPS52153337A (en) Desk-top electronic calculator
EP0150275A3 (en) Circuit arrangement for the generation of check bits
JPS5351916A (en) Data signal transmission system
JPS5720982A (en) Computer system
JPS5746374A (en) Address conversion pair control system
JPS5419615A (en) Control system for input and output unit
JPS5264225A (en) Information input control unit
JPS5377426A (en) Key input device
JPS5727343A (en) Data buffer device
JPS5437636A (en) Keyboard with key touch sound