KR850004818A - 부유지점 가감시스템 - Google Patents

부유지점 가감시스템 Download PDF

Info

Publication number
KR850004818A
KR850004818A KR1019840007775A KR840007775A KR850004818A KR 850004818 A KR850004818 A KR 850004818A KR 1019840007775 A KR1019840007775 A KR 1019840007775A KR 840007775 A KR840007775 A KR 840007775A KR 850004818 A KR850004818 A KR 850004818A
Authority
KR
South Korea
Prior art keywords
control data
transition control
transition
data
sets
Prior art date
Application number
KR1019840007775A
Other languages
English (en)
Other versions
KR890004307B1 (ko
Inventor
마사유끼(외1) 이께다
Original Assignee
야마모도 다꾸마
후지쓰 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP58233114A external-priority patent/JPS60124729A/ja
Priority claimed from JP58248422A external-priority patent/JPS60142736A/ja
Application filed by 야마모도 다꾸마, 후지쓰 가부시끼가이샤 filed Critical 야마모도 다꾸마
Publication of KR850004818A publication Critical patent/KR850004818A/ko
Application granted granted Critical
Publication of KR890004307B1 publication Critical patent/KR890004307B1/ko

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G06F7/485—Adding; Subtracting
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49905—Exception handling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49936—Normalisation mentioned as feature only

Landscapes

  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Complex Calculations (AREA)
  • Image Processing (AREA)

Abstract

내용 없음

Description

부유지점 가감시스템
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제3도는 본 발명의 일실시예에 의한 계산용 회로도.
제4도는 제3도에 보인 회로에 사용된 전이하는 제어데이타의 일예를 나타내는 표.
제5도는 제3도에 보인 회로의 동작방식을 나타내는 도면.

Claims (2)

  1. 두 세트의 데이타의 지수들간의 비교계산이 수행되어 두 세트의 데이타의 분수들간의 디지트 위치를 정렬시키도록 전이제어 데이타를 발생시키고, 전이동작은 상기 발생된 전이제어 데이타를 근거로 하여 수행되는 두 세트의 데이타에 대한 부유지점 가감시스템에 있어서, 상기 두 세트의 데이타의 지수들의 낮은 비트들간의 비교를 근거로 하여 전이제어 데이타를 발생시키기 위한 제1전이제어 데이타 발생수단과, 상기 두 세트의 데이타의 지수들의 절체 비트들간의 비교를 근거로 하여 전이제어 데이타를 발생시키기 위한 제2전이제어 데이타 발생수단과, 상기 제1전이제어 데이타 발생수단에 의해 발생된 전이제어 데이타를 근거로 하여 상기 두세트들의 분수들간의 디지트 위치를 정렬시키기 위한 제1전이수단과, 상기 제2전이제어 데이타 발생수단에 의해 발생된 전이제어 데이타를 근거로 하여 상기 두 세트의 데이타의 분수들간의 디지트 위치를 정렬시키기 위한 제2전이 수단과, 그리고 상기 제2전이수단의 출력들을 근거로 하여 가산을 수행하기 위한 계산수단을 포함하되, 상기 두 세트의 데이타의 분수들간의 디지트 위치 정렬이 전이동작과 병행하여 상기 전이제어 데이타발생을 수행함으로써 달성되는 부유지점 가감 시스템.
  2. 제1항에 있어서, 비제로 최좌측 디지트 검측 및 전이량 계산용 수단과, 지수교정용 수단과 그리고 예외 경우 검측 및 상태코드 발생용 수단을 더 포함하는 부유지점 가감 시스템.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019840007775A 1983-12-09 1984-12-08 부동소수점 가감산 장치 KR890004307B1 (ko)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
JP?58-233114 1983-12-09
JP58233114A JPS60124729A (ja) 1983-12-09 1983-12-09 浮動小数点加減算方式
JP58-233114 1983-12-09
JP58248422A JPS60142736A (ja) 1983-12-29 1983-12-29 浮動小数点加減算方式
JP58-248422 1983-12-29

Publications (2)

Publication Number Publication Date
KR850004818A true KR850004818A (ko) 1985-07-27
KR890004307B1 KR890004307B1 (ko) 1989-10-30

Family

ID=26530854

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019840007775A KR890004307B1 (ko) 1983-12-09 1984-12-08 부동소수점 가감산 장치

Country Status (8)

Country Link
US (1) US5016209A (ko)
EP (1) EP0145465B1 (ko)
KR (1) KR890004307B1 (ko)
AU (1) AU555230B2 (ko)
BR (1) BR8406284A (ko)
CA (1) CA1229415A (ko)
DE (1) DE3481788D1 (ko)
ES (1) ES538377A0 (ko)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3236391C2 (de) * 1982-10-01 1992-05-27 Hans Joachim Dipl.-Ing. Eitel Gießpulver für den Stahlguß
US4760550A (en) * 1986-09-11 1988-07-26 Amdahl Corporation Saving cycles in floating point division
US4858165A (en) * 1987-06-19 1989-08-15 Digital Equipment Corporation Apparatus and method for acceleration of effective subtraction procedures by the approximation of the absolute value of the exponent argument difference
JP2695178B2 (ja) * 1988-03-11 1997-12-24 富士通株式会社 演算回路
EP0474247B1 (en) * 1990-09-07 1998-12-16 Nec Corporation Shift amount floating-point calculating circuit with a small amount of hardware and rapidly operable
US5247471A (en) * 1991-12-13 1993-09-21 International Business Machines Corporation Radix aligner for floating point addition and subtraction
KR970016936A (ko) * 1995-09-06 1997-04-28 엘리 와이스 최상위 디지트를 결정하는 장치 및 방법
US5901076A (en) * 1997-04-16 1999-05-04 Advanced Micro Designs, Inc. Ripple carry shifter in a floating point arithmetic unit of a microprocessor
US6148315A (en) * 1998-04-30 2000-11-14 Mentor Graphics Corporation Floating point unit having a unified adder-shifter design
JP3609307B2 (ja) * 1999-12-07 2005-01-12 シャープ株式会社 文書管理装置

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3551665A (en) * 1966-09-13 1970-12-29 Ibm Floating point binary adder utilizing completely sequential hardware
JPS5776635A (en) * 1980-10-31 1982-05-13 Hitachi Ltd Floating multiplying circuit
US4488252A (en) * 1982-02-22 1984-12-11 Raytheon Company Floating point addition architecture
US4562553A (en) * 1984-03-19 1985-12-31 Analogic Corporation Floating point arithmetic system and method with rounding anticipation

Also Published As

Publication number Publication date
BR8406284A (pt) 1985-10-01
US5016209A (en) 1991-05-14
EP0145465B1 (en) 1990-03-28
ES8602270A1 (es) 1985-11-01
EP0145465A2 (en) 1985-06-19
ES538377A0 (es) 1985-11-01
AU3627084A (en) 1985-06-13
CA1229415A (en) 1987-11-17
KR890004307B1 (ko) 1989-10-30
DE3481788D1 (de) 1990-05-03
EP0145465A3 (en) 1986-05-28
AU555230B2 (en) 1986-09-18

Similar Documents

Publication Publication Date Title
DK108384A (da) Fremgangsmaade til at korrigere fejl i digitaldata samt anlaeg til udoevelse af fremgangsmaaden
KR850004818A (ko) 부유지점 가감시스템
KR900012443A (ko) 부호화 방식
KR840005228A (ko) 갈로이스계의 원소 제산용 장치
GB1534069A (en) Translating apparatus
KR960701397A (ko) 정수 나눗셈장치 및 정수 나눗셈방법
KR830007001A (ko) 디지탈 신호 처리장치
Johnson Spaces of functions with values in a Banach algebra
KR910003486A (ko) 비트 순서 전환 장치
GB1280483A (en) Method and means for generating compressed keys
KR860002187A (ko) 파형정형장치
US2716156A (en) Code converter
KR940009819A (ko) 데이타 처리 시스템의 오프셋 값 계산 회로 및 방법
Wolfowitz A note on the strong converse of the coding theorem for the general discrete finite-memory channel
GB1101598A (en) Comparison circuit
JPS52135220A (en) Information input system of electronic computer
JPS57210767A (en) Picture magnifying system
KR850700163A (ko) 부동점상태 코드 발생방법 및 장치
JPS5515532A (en) Character input system
KR840006090A (ko) 제 산 회 로
JPS5335340A (en) Key input control system
SU636810A1 (ru) Устройство дл защиты телеграфных сообщений от ошибок
KR920007363A (ko) 2진부호 홀러리즈(bch)디코더에서의 신드롬 계산회로
JPS5376627A (en) Multiple-unput keyboard circuit
Beauquier A remark about a substitution property

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20001025

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee