KR840006090A - 제 산 회 로 - Google Patents

제 산 회 로 Download PDF

Info

Publication number
KR840006090A
KR840006090A KR1019830004001A KR830004001A KR840006090A KR 840006090 A KR840006090 A KR 840006090A KR 1019830004001 A KR1019830004001 A KR 1019830004001A KR 830004001 A KR830004001 A KR 830004001A KR 840006090 A KR840006090 A KR 840006090A
Authority
KR
South Korea
Prior art keywords
series
bit
dividing
term
division
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
KR1019830004001A
Other languages
English (en)
Other versions
KR860001321B1 (ko
Inventor
시게노리 토구미쓰
Original Assignee
사바 쇼오이찌
도오쿄오 시바우라 덴기 가부시기 가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 사바 쇼오이찌, 도오쿄오 시바우라 덴기 가부시기 가이샤 filed Critical 사바 쇼오이찌
Publication of KR840006090A publication Critical patent/KR840006090A/ko
Application granted granted Critical
Publication of KR860001321B1 publication Critical patent/KR860001321B1/ko
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/535—Dividing only
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/535—Indexing scheme relating to groups G06F7/535 - G06F7/5375
    • G06F2207/5354—Using table lookup, e.g. for digit selection in division by digit recurrence

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Image Processing (AREA)
  • Television Systems (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Complex Calculations (AREA)
  • Logic Circuits (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)

Abstract

내용 없음

Description

제산회로
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제2도는 본 발명에 관한 제산회로의 제1의 실시예를 도시하는 회로도.
제3도는 제2도에 도시하는 판정회로의 구체적 구성의 한 예를 도시하는 회로도.
제4도는 본 발명에 관한 제산회로의 제2의 실시예를 도시하는 회로도.

Claims (1)

  1. n비트의 2진수 Ln을 m분의 1(단 m=2a-1, a는 2이상의 정의정수)에 제산하는 제산회로에 있어서 제산을 다음식으로 표시되는 급수로 전개해서 설정하는 수단을 가지고,
    단
    상기와 같이 전개되는 급수에 따라 상기 급수의 각항의 소수점 이하를 상위 비트로부터 a비트씩 분할하고 각항이 대응되는 a비트 분할부를 가산하는 제1의 가산수단과, 상기 제1의 가산수단의 가산결과에서 소수점 이하로부터의 정수자리로의 자리올림을 판정하는 판정수단과, 상기 급수의 각항의 정수자리 및 상기 판정수단으로부터 얻어지는 정수자리에서 자리올림치를 가산하는 제2의 가산수단을 구비하고, n비트의 2진수를 m분의 1로 제산하도록 구성된 것을 특징으로 하는 제산회로.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019830004001A 1982-08-27 1983-08-26 제산회로 Expired KR860001321B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP57148813A JPS5938850A (ja) 1982-08-27 1982-08-27 割算回路
JP57-148813 1982-08-27
JP148813 1982-08-27

Publications (2)

Publication Number Publication Date
KR840006090A true KR840006090A (ko) 1984-11-21
KR860001321B1 KR860001321B1 (ko) 1986-09-13

Family

ID=15461282

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019830004001A Expired KR860001321B1 (ko) 1982-08-27 1983-08-26 제산회로

Country Status (5)

Country Link
US (1) US4599702A (ko)
JP (1) JPS5938850A (ko)
KR (1) KR860001321B1 (ko)
DE (1) DE3330688A1 (ko)
GB (1) GB2126386B (ko)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2585649B2 (ja) * 1987-11-30 1997-02-26 インデータシステムズ株式会社 除算回路
JP3276444B2 (ja) * 1993-03-22 2002-04-22 三菱電機株式会社 除算回路
US7117794B2 (en) 2001-06-15 2006-10-10 Hills Numberplates Limited Method for manufacturing an identification plate

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3631230A (en) * 1970-09-24 1971-12-28 Ibm Binary arithmetic unit implementing a multiplicative steration for the exponential, logarithm, quotient and square root functions
US4118785A (en) * 1973-10-08 1978-10-03 Nippon Telegraph And Telephone Public Corporation Method and apparatus for digital attenuation by pattern shifting
JPS6016650B2 (ja) * 1979-07-11 1985-04-26 日本電気株式会社 除算装置

Also Published As

Publication number Publication date
JPS5938850A (ja) 1984-03-02
GB8322867D0 (en) 1983-09-28
GB2126386A (en) 1984-03-21
US4599702A (en) 1986-07-08
JPS6259339B2 (ko) 1987-12-10
DE3330688A1 (de) 1984-03-01
GB2126386B (en) 1985-12-24
KR860001321B1 (ko) 1986-09-13
DE3330688C2 (ko) 1988-12-29

Similar Documents

Publication Publication Date Title
KR840004965A (ko) 데이타 전송방법
GB1280483A (en) Method and means for generating compressed keys
KR860006879A (ko) 코오드 변환장치
KR910006838A (ko) 디지탈 가산 회로
KR850005061A (ko) 정보 변환 장치
KR850002905A (ko) 라스터주사형 디지탈 디스플레이 시스템
KR870003624A (ko) A/d 또는 d/a 변환기
KR840006090A (ko) 제 산 회 로
GB1078175A (en) High speed divider for a digital computer
KR840002780A (ko) 페이지수 리시버(Receiver)
KR880012018A (ko) Ad 변환기
KR870006395A (ko) 전자저울
KR880010579A (ko) 병렬형 a/d 콘버터
JPS6010922A (ja) バイナリ−カウンタ
GB1363810A (en) Compaction and expansion of data
KR840007337A (ko) 디지탈 신호 합성회로
SU1543549A1 (ru) Устройство дл преобразовани двоичного равновесного кода в полный двоичный код
KR870006716A (ko) 디지탈 레벨 검출 회로
SU1485234A1 (ru) Устройство для деления
SU443387A1 (ru) Устройство микропрограммировани вычислительных машин
SU911725A1 (ru) Преобразователь позиционного кода в кодлибау-крейга
SU1061131A1 (ru) Преобразователь двоичного кода в уплотненный код
KR830000392A (ko) 시각신호 발생장치(時刻信號發生裝置)
KR890000956A (ko) 롬과 아날로그 디지틀 변환기를 사용한 십진표시장치
KR830003094A (ko) 전 전자식 아날로그 표시시계

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19830826

PA0201 Request for examination
PG1501 Laying open of application
G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

Comment text: Decision on Publication of Application

Patent event code: PG16051S01I

Patent event date: 19860818

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19861129

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19861210

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19861210

End annual number: 3

Start annual number: 1

PR1001 Payment of annual fee

Payment date: 19871210

Start annual number: 4

End annual number: 5

PR1001 Payment of annual fee

Payment date: 19910907

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 19920907

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 19930906

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 19940907

Start annual number: 9

End annual number: 9

PR1001 Payment of annual fee

Payment date: 19950905

Start annual number: 10

End annual number: 10

FPAY Annual fee payment

Payment date: 19960902

Year of fee payment: 11

PR1001 Payment of annual fee

Payment date: 19960902

Start annual number: 11

End annual number: 11

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee