ES8103406A1 - Mejora en un aparato de memoria intermedia de datos, alter- nativa - Google Patents

Mejora en un aparato de memoria intermedia de datos, alter- nativa

Info

Publication number
ES8103406A1
ES8103406A1 ES490958A ES490958A ES8103406A1 ES 8103406 A1 ES8103406 A1 ES 8103406A1 ES 490958 A ES490958 A ES 490958A ES 490958 A ES490958 A ES 490958A ES 8103406 A1 ES8103406 A1 ES 8103406A1
Authority
ES
Spain
Prior art keywords
buffers
storage apparatus
data
buffer storage
switching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES490958A
Other languages
English (en)
Other versions
ES490958A0 (es
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of ES8103406A1 publication Critical patent/ES8103406A1/es
Publication of ES490958A0 publication Critical patent/ES490958A0/es
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/16—Multiplexed systems, i.e. using two or more similar devices which are alternately accessed for enqueue and dequeue operations, e.g. ping-pong buffers

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Information Transfer Systems (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Computer And Data Communications (AREA)

Abstract

DISPOSITIVO DE MEMORIA INTERMEDIA DE DATOS. UNAS MEMORIAS INTERMEDIAS (12, 13) INDEPENDIENTES SON CONTROLADAS PARA COMPORTARSE COMO UNA MEMORIA INTERMEDIA LOGICA, DENTRO DE UNAS LINEAS DE FLUJO DE DATOS BIDIRECCIONALES. EL ACCESO A LAS MEMORIAS INTERMEDIAS (12, 13) SE ESTABLECE POR CIRCUITOS DE DIRECCIONAMIENTO (14, 15) QUE LLEVAN ASOCIADOS UNOS DECODIFICADORES (16, 17). ESTOS ULTIMOS SUMINISTRAN SEÑALES DECODIFICADAS A UNA UNIDAD DE CONTROL (18) QUE ACCIONA UNOS CONMUTADORES (20, 21), ESTABLECIENDOSE CON ESTOS LA TRANSFERENCIA ENTRE LAS MEMORIAS (12, 13) Y LAS UNIDADES EXTERIORES.
ES490958A 1979-04-30 1980-04-28 Mejora en un aparato de memoria intermedia de datos, alter- nativa Granted ES490958A0 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/034,234 US4298954A (en) 1979-04-30 1979-04-30 Alternating data buffers when one buffer is empty and another buffer is variably full of data

Publications (2)

Publication Number Publication Date
ES8103406A1 true ES8103406A1 (es) 1981-02-16
ES490958A0 ES490958A0 (es) 1981-02-16

Family

ID=21875124

Family Applications (1)

Application Number Title Priority Date Filing Date
ES490958A Granted ES490958A0 (es) 1979-04-30 1980-04-28 Mejora en un aparato de memoria intermedia de datos, alter- nativa

Country Status (8)

Country Link
US (1) US4298954A (es)
EP (1) EP0018518B1 (es)
JP (1) JPS581465B2 (es)
AU (1) AU5743480A (es)
BR (1) BR8002238A (es)
CA (1) CA1141476A (es)
DE (1) DE3064204D1 (es)
ES (1) ES490958A0 (es)

Families Citing this family (82)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4344152A (en) * 1979-11-29 1982-08-10 International Business Machines Corp. Buffer memory control circuit for label scanning system
CA1162314A (en) * 1979-12-07 1984-02-14 Hideo Ota Data input/output method and system
JPS6057090B2 (ja) * 1980-09-19 1985-12-13 株式会社日立製作所 データ記憶装置およびそれを用いた処理装置
JPS57146332A (en) * 1981-03-05 1982-09-09 Usac Electronics Ind Co Ltd Data transfer system with burst mode
US4433391A (en) * 1981-08-17 1984-02-21 Burroughs Corporation Buffered handshake bus with transmission and response counters for avoiding receiver overflow
US4811279A (en) * 1981-10-05 1989-03-07 Digital Equipment Corporation Secondary storage facility employing serial communications between drive and controller
JPS595373A (ja) * 1982-07-02 1984-01-12 Casio Comput Co Ltd デ−タ転送方式
US4569034A (en) * 1982-07-19 1986-02-04 International Business Machines Corporation Method and apparatus which allows the working storage to be reconfigured according to demands for processing data input
DE3308995A1 (de) * 1983-03-14 1984-09-20 Siemens AG, 1000 Berlin und 8000 München Verfahren und vorrichtung zur darstellung von in polarkoordinaten anfallenden signalinformationen
AU575351B2 (en) * 1983-11-07 1988-07-28 Digital Equipment Corporation Data processing system
JPS6151243A (ja) * 1984-08-20 1986-03-13 Toshiba Corp レジスタ式演算処理装置
US4667286A (en) * 1984-12-20 1987-05-19 Advanced Micro Devices, Inc. Method and apparatus for transferring data between a disk and a central processing unit
JPH0247981Y2 (es) * 1985-04-19 1990-12-17
JPH0357257Y2 (es) * 1985-08-12 1991-12-26
JPS6282053U (es) * 1985-11-08 1987-05-26
US5230073A (en) * 1986-07-21 1993-07-20 Bell Communications Research, Inc. System and method for accessing and updating a continuously broadcasted stored database
JPS6320862U (es) * 1986-07-23 1988-02-10
US4847812A (en) * 1986-09-18 1989-07-11 Advanced Micro Devices FIFO memory device including circuit for generating flag signals
JPS63113623A (ja) * 1986-10-30 1988-05-18 Nec Corp セクタバツフア制御方式
US5179665A (en) * 1987-06-24 1993-01-12 Westinghouse Electric Corp. Microprocessor information exchange with updating of messages by asynchronous processors using assigned and/or available buffers in dual port memory
US4945495A (en) * 1987-10-21 1990-07-31 Daikin Industries, Ltd. Image memory write control apparatus and texture mapping apparatus
FR2623349A1 (fr) * 1987-11-18 1989-05-19 Alcatel Thomson Faisceaux Dispositif de retard d'au moins un train de donnees binaires a haut debit
GB2217056A (en) * 1988-03-23 1989-10-18 Benchmark Technologies Double buffering in multi-processor
FR2636448B1 (fr) * 1988-09-15 1994-07-22 Finger Ulrich Dispositif d'acquisition de donnees pour processeur
EP0362425B1 (en) * 1988-10-05 2000-01-12 Advanced Micro Devices, Inc. Input/output controller incorporating address mapped input/output windows and read ahead/write behind capabilities
US5179662A (en) * 1989-08-31 1993-01-12 International Business Machines Corporation Optimized i/o buffers having the ability to increase or decrease in size to meet system requirements
JP2572292B2 (ja) * 1990-05-14 1997-01-16 株式会社小松製作所 非同期データ伝送装置
JPH0827705B2 (ja) * 1990-07-25 1996-03-21 インターナショナル・ビジネス・マシーンズ・コーポレイション アダプタ
JP3203701B2 (ja) * 1990-11-01 2001-08-27 インターナショナル・ビジネス・マシーンズ・コーポレーション コードセグメントのリンク方法とそのシステム及びコードセグメントのダイナミックリンク方法
US5655147A (en) * 1991-02-28 1997-08-05 Adaptec, Inc. SCSI host adapter integrated circuit utilizing a sequencer circuit to control at least one non-data SCSI phase without use of any processor
US5301274A (en) * 1991-08-19 1994-04-05 Multi-Tech Systems, Inc. Method and apparatus for automatic balancing of modem resources
US5404455A (en) * 1991-12-31 1995-04-04 Dictaphone Corporation Time division multiplexer chip for supporting alternating communication between a pair of RAMs and two different interfaces
CA2080210C (en) * 1992-01-02 1998-10-27 Nader Amini Bidirectional data storage facility for bus interface unit
US5420984A (en) * 1992-06-30 1995-05-30 Genroco, Inc. Apparatus and method for rapid switching between control of first and second DMA circuitry to effect rapid switching beween DMA communications
US5448701A (en) * 1992-12-22 1995-09-05 International Business Machines Corporation Flow controller for shared bus used by plural resources
US6067408A (en) * 1993-05-27 2000-05-23 Advanced Micro Devices, Inc. Full duplex buffer management and apparatus
JPH07105128A (ja) * 1993-10-07 1995-04-21 Mitsubishi Electric Corp データ転送装置
US5727233A (en) * 1994-08-02 1998-03-10 Apple Computer, Inc. Byte-mode and burst-mode data transfer mechanism for a high-speed serial interface
JPH08221311A (ja) * 1994-12-22 1996-08-30 Sun Microsyst Inc スーパースカラプロセッサにおけるロードバッファ及びストアバッファの優先順位の動的切換え
US5671446A (en) * 1995-03-16 1997-09-23 Apple Computer, Inc. Method and apparatus for atomically accessing a queue in a memory structure where LIFO is converted to FIFO
US5745785A (en) * 1995-05-09 1998-04-28 Sofmap Future Design, Inc. System for alternatively transferring data from external memory to memory device and from memory device to internal memory depending upon processing unit's operational
US5696990A (en) * 1995-05-15 1997-12-09 Nvidia Corporation Method and apparatus for providing improved flow control for input/output operations in a computer system having a FIFO circuit and an overflow storage area
US5717954A (en) * 1995-10-13 1998-02-10 Compaq Computer Corporation Locked exchange FIFO
US5819111A (en) * 1996-03-15 1998-10-06 Adobe Systems, Inc. System for managing transfer of data by delaying flow controlling of data through the interface controller until the run length encoded data transfer is complete
US6311265B1 (en) 1996-03-25 2001-10-30 Torrent Systems, Inc. Apparatuses and methods for programming parallel computers
US6330008B1 (en) * 1997-02-24 2001-12-11 Torrent Systems, Inc. Apparatuses and methods for monitoring performance of parallel computing
JPH10283088A (ja) * 1997-04-02 1998-10-23 Oki Electric Ind Co Ltd シリアル通信回路
US6088716A (en) * 1997-04-28 2000-07-11 Ab Initio Software Corporation Method for preventing buffer deadlock in dataflow computations
US5916309A (en) * 1997-05-12 1999-06-29 Lexmark International Inc. System for dynamically determining the size and number of communication buffers based on communication parameters at the beginning of the reception of message
US6046817A (en) * 1997-05-12 2000-04-04 Lexmark International, Inc. Method and apparatus for dynamic buffering of input/output ports used for receiving and transmitting print data at a printer
US6031624A (en) * 1997-09-08 2000-02-29 Lexmark International, Inc. Method and apparatus for adaptive data buffering in a parallelized printing system
KR100248395B1 (ko) * 1997-10-23 2000-03-15 정선종 디지털 통신용 채널 부호기 설계방법
DE69823885T2 (de) 1998-06-17 2005-04-21 Nokia Corp Ein schnittstellengerät zum verbinden von geräten mit verschiedenen taktfrequenzen und verfahren zum betreiben der schnittstelle
US7356624B1 (en) * 1999-03-25 2008-04-08 Texas Instruments Incorporated Interface between different clock rate components
US6775372B1 (en) 1999-06-02 2004-08-10 Dictaphone Corporation System and method for multi-stage data logging
US6246752B1 (en) 1999-06-08 2001-06-12 Valerie Bscheider System and method for data recording
US6252947B1 (en) 1999-06-08 2001-06-26 David A. Diamond System and method for data recording and playback
US6252946B1 (en) * 1999-06-08 2001-06-26 David A. Glowny System and method for integrating call record information
US6249570B1 (en) 1999-06-08 2001-06-19 David A. Glowny System and method for recording and storing telephone call information
US6697904B1 (en) * 2000-03-28 2004-02-24 Intel Corporation Preventing starvation of agents on a bus bridge
GB0025495D0 (en) * 2000-10-17 2000-11-29 Digital Interfaces Ltd A data buffer
US6874043B2 (en) * 2000-10-17 2005-03-29 Bridgeworks Ltd. Data buffer
US6869644B2 (en) * 2000-10-24 2005-03-22 Ppg Industries Ohio, Inc. Method of making coated articles and coated articles made thereby
US6779055B2 (en) * 2001-06-20 2004-08-17 Freescale Semiconductor, Inc. First-in, first-out memory system having both simultaneous and alternating data access and method thereof
JP2003067324A (ja) * 2001-08-29 2003-03-07 Oki Electric Ind Co Ltd インタフェース回路
US7065596B2 (en) * 2002-09-19 2006-06-20 Intel Corporation Method and apparatus to resolve instruction starvation
GB2396778A (en) * 2002-12-23 2004-06-30 Synad Technologies Ltd Method and device for prefetching frames
TWI227409B (en) * 2003-06-05 2005-02-01 Carry Computer Eng Co Ltd Storage device capable of enhancing transmission speed
US20060112301A1 (en) * 2004-11-08 2006-05-25 Broadcom Corporation Method and computer program product to improve I/O performance and control I/O latency in a redundant array
US8489783B2 (en) * 2007-01-03 2013-07-16 Apple Inc. Multi buffer asynchronous scheme for processing incoming information
DE102007024011A1 (de) * 2007-05-22 2008-11-27 Lanxess Deutschland Gmbh Nitrilkautschuke
US20090086750A1 (en) * 2007-09-27 2009-04-02 Integrated Device Technology, Inc. Non-Random Access Rapid I/O Endpoint In A Multi-Processor System
US7945716B2 (en) * 2007-09-27 2011-05-17 Integrated Device Technology, Inc. Serial buffer supporting virtual queue to physical memory mapping
US7805551B2 (en) * 2007-09-27 2010-09-28 Integrated Device Technology, Inc. Multi-function queue to support data offload, protocol translation and pass-through FIFO
US7818470B2 (en) * 2007-09-27 2010-10-19 Integrated Device Technology, Inc. Adaptive interrupt on serial rapid input/output (SRIO) endpoint
JP5465995B2 (ja) * 2009-01-06 2014-04-09 株式会社日立国際電気 基板処理システム、収集ユニット、基板処理装置のデータ処理方法および基板処理装置
TWI410870B (zh) * 2010-03-26 2013-10-01 Novatek Microelectronics Corp 電腦系統架構
US9430596B2 (en) * 2011-06-14 2016-08-30 Montana Systems Inc. System, method and apparatus for a scalable parallel processor
US10196893B2 (en) 2011-12-29 2019-02-05 Schlumberger Technology Corporation Inter-tool communication flow control in toolbus system of cable telemetry
US9235798B2 (en) 2012-07-18 2016-01-12 Micron Technology, Inc. Methods and systems for handling data received by a state machine engine
US9588734B2 (en) * 2014-06-13 2017-03-07 Ati Technologies Ulc Translation layer for controlling bus access
US10795836B2 (en) * 2017-04-17 2020-10-06 Microsoft Technology Licensing, Llc Data processing performance enhancement for neural networks using a virtualized data iterator

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2905930A (en) * 1954-05-24 1959-09-22 Underwood Corp Data transfer system
US3020525A (en) * 1958-04-04 1962-02-06 American Telephone & Telegraph Record controlled translator
US3051929A (en) * 1959-03-13 1962-08-28 Bell Telephone Labor Inc Digital data converter
US3079590A (en) * 1959-11-20 1963-02-26 Gen Dynamics Corp Data handling system
US3209332A (en) * 1961-09-07 1965-09-28 Potter Instrument Co Inc Reflexing buffer
US3293613A (en) * 1963-04-05 1966-12-20 Potter Instrument Co Inc Information recording system
US3344406A (en) * 1964-11-09 1967-09-26 Ibm Sampled data reduction and storage system
US3406378A (en) * 1965-07-14 1968-10-15 Minnesota Mining & Mfg Digital data transfer system
US3369223A (en) * 1965-11-16 1968-02-13 Hugh L. Dryden Incremental tape recorder and data rate converter
US3454930A (en) * 1966-04-27 1969-07-08 Potter Instrument Co Inc Digital magnetic tape recording system
DE1810413B2 (de) * 1968-11-22 1973-09-06 Siemens AG, 1000 Berlin u. 8000 München Verfahren zum ausgeben von daten aus einer datenverarbeitungsanlage an externe geraete und zum eingeben von daten von den externen geraeten in die datenverarbeitungsanlage
US3573745A (en) * 1968-12-04 1971-04-06 Bell Telephone Labor Inc Group queuing
US3588840A (en) * 1969-02-05 1971-06-28 Takuya Nomura Method of block recording data on a magnetic tape
US3665416A (en) * 1969-10-09 1972-05-23 Mitsuo Hikosaka On-line real time data processing system
US3736568A (en) * 1970-02-18 1973-05-29 Diginetics Inc System for producing a magnetically recorded digitally encoded record in response to external signals
US3680055A (en) * 1970-07-06 1972-07-25 Burroughs Corp Buffer memory having read and write address comparison for indicating occupancy
GB1354827A (en) * 1971-08-25 1974-06-05 Ibm Data processing systems
GB1354155A (en) * 1971-11-05 1974-06-05 Ibm Digital data processing systems
US3742456A (en) * 1972-04-05 1973-06-26 Pitney Bowes Inc Apparatus for selectively formatting serial data bits into separate data characters
DE2250307A1 (de) * 1972-10-13 1974-04-25 Licentia Gmbh Verfahren und anordnung zur anpassung der datenuebertragungsgeschwindigkeit eines kanals an die verarbeitungsgeschwindigkeit einer elektronischen datenverarbeitungsanlage
US3858183A (en) * 1972-10-30 1974-12-31 Amdahl Corp Data processing system and method therefor
US4003027A (en) * 1974-10-04 1977-01-11 Dynell Electronics Corporation Arrangement for varying the rate of recording of information
JPS5171749A (en) * 1974-12-19 1976-06-21 Fujitsu Ltd Patsufuasochino yoryokahenseigyohoshiki
DE2517565C3 (de) * 1975-04-21 1978-10-26 Siemens Ag, 1000 Berlin Und 8000 Muenchen Schaltungsanordnung für ein Datenverarbeitungssystem
NL165859C (nl) * 1975-04-25 1981-05-15 Philips Nv Station voor informatie-overdracht.
DE2610428C3 (de) * 1976-03-12 1980-06-19 Siemens Ag, 1000 Berlin Und 8000 Muenchen Anordnung zur Steuerung der Zwischenspeicherung von zwischen zwei Funktionseinheiten zu übertragenden Daten in einem Pufferspeicher
US4087626A (en) * 1976-08-04 1978-05-02 Rca Corporation Scrambler and unscrambler for serial data
NL190252B (nl) * 1977-07-14 1993-07-16 Indep Broadcasting Authority Digitale opneem- en weergeefinrichting.

Also Published As

Publication number Publication date
JPS55146543A (en) 1980-11-14
JPS581465B2 (ja) 1983-01-11
AU5743480A (en) 1980-11-06
CA1141476A (en) 1983-02-15
EP0018518B1 (en) 1983-07-20
EP0018518A1 (en) 1980-11-12
BR8002238A (pt) 1980-12-02
DE3064204D1 (en) 1983-08-25
US4298954A (en) 1981-11-03
ES490958A0 (es) 1981-02-16

Similar Documents

Publication Publication Date Title
ES8103406A1 (es) Mejora en un aparato de memoria intermedia de datos, alter- nativa
EP1192753B1 (en) Method and apparatus for shared buffer packet switching
ES8104595A1 (es) Un mecanismo de acoplamiento de datos para acoplar una lineageneral de datos de m octetos con una linea general de datosde n octetos
KR860009566A (ko) 데이타 패킷 정렬기 및 데이타 패킷 기억 방법
IE842855L (en) Buffer system for input-output portion of digital data¹processing system
JPS5668859A (en) Communication system between computer systems
JPS6419438A (en) Hot stand-by memory copy system
GB1313529A (en) Two-level storage system
CA2046720A1 (en) Nonsynchronous channel/dasd communication system
MY107730A (en) An apparatus for processing signalling messages in an asynchronous time division telecommunication network.
ES8103606A1 (es) Perfeccionamientos en los sistemas de seleccion de pagina para sistemas de teletexto
DE3566766D1 (en) Circuit arrangement for telecommunication exchanges, in particular for telephone exchanges, with information processing networks and traffic measuring devices
JPS54904A (en) Line selection system
JPS5619572A (en) Buffer memory control system
US3531776A (en) Means for synchronizing equal but unsynchronized frame rates of received signal and receiver
JPS5759242A (en) Buffer memory circuit of computer output equipment
JPS57105877A (en) Stack memory device
JPS5759233A (en) Signal transmitting circuit
JPS54159804A (en) Multiple address data transfer unit
JPS5680724A (en) Dma control system of data processing system
GB1269872A (en) Scanning circuits in a central telecommunication exchange
JPS5627433A (en) Communication system between computer system
GB1493792A (en) Arrangement for the selective exchange of information
JPS5730489A (en) Time-division memory system
JPS56114059A (en) Disk device