ES484315A1 - Una disposicion en un sistema de telecomunicacion para regu-lar la posicion de fase de una senal controlada en relacion con una senal de referencia - Google Patents
Una disposicion en un sistema de telecomunicacion para regu-lar la posicion de fase de una senal controlada en relacion con una senal de referenciaInfo
- Publication number
- ES484315A1 ES484315A1 ES484315A ES484315A ES484315A1 ES 484315 A1 ES484315 A1 ES 484315A1 ES 484315 A ES484315 A ES 484315A ES 484315 A ES484315 A ES 484315A ES 484315 A1 ES484315 A1 ES 484315A1
- Authority
- ES
- Spain
- Prior art keywords
- signal
- reference signal
- delayed
- phase position
- controlled
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000001105 regulatory effect Effects 0.000 title abstract 2
- 230000003111 delayed effect Effects 0.000 abstract 7
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Control Of Velocity Or Acceleration (AREA)
- Synchronizing For Television (AREA)
- Manipulation Of Pulses (AREA)
Abstract
1. Una disposición en un sistema de telecomunicación para regular la posición de fase de una señal controlada en relación con una señal de referencia, caracterizada porque contiene un primer circuito comparador de un tipo que, dependiendo de la diferencia de fase entre dos señales alimentadas a dos de sus entradas, produce una señal de salida de alto y bajo nivel, respectivamente, y a una primera entrada del cual la señal de referencia es alimentada a través de un circuito de retardo y a una segunda entrada del cual la señal controlada es alimentada directamente, y un segundo circuito comparador del mismo tipo que el primer circuito, y a una primera entrada del cual la señal controlada es alimentada a través del circuito de retardo, y a la segunda entrada del cual la señal de referencia es alimentada directamente, las salidas de dichos circuitos comparadores están conectadas a un circuito de estimación lógica para alimentar cada una una señal de salida a las dos entradas de dicho circuito de estimación, que dependiendo de la combinación de señales recibida, en sus entradas produce una señal de control binaria.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE7809934A SE413826B (sv) | 1978-09-21 | 1978-09-21 | Sett att i ett telekommunikationssystem reglera fasleget hos en styrd signal i forhallande till en referenssignal samt anordning for genomforande av settet |
Publications (1)
Publication Number | Publication Date |
---|---|
ES484315A1 true ES484315A1 (es) | 1980-05-16 |
Family
ID=20335888
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES484315A Expired ES484315A1 (es) | 1978-09-21 | 1979-09-20 | Una disposicion en un sistema de telecomunicacion para regu-lar la posicion de fase de una senal controlada en relacion con una senal de referencia |
Country Status (22)
Country | Link |
---|---|
US (1) | US4380083A (es) |
EP (1) | EP0010077B1 (es) |
JP (1) | JPS55500724A (es) |
AR (1) | AR229083A1 (es) |
AU (1) | AU525914B2 (es) |
CA (1) | CA1142238A (es) |
CS (1) | CS216684B2 (es) |
DD (1) | DD146230A5 (es) |
DE (1) | DE2963616D1 (es) |
DK (1) | DK149292C (es) |
EG (1) | EG14080A (es) |
ES (1) | ES484315A1 (es) |
FI (1) | FI70660C (es) |
HU (1) | HU178531B (es) |
IE (1) | IE48553B1 (es) |
IN (1) | IN153004B (es) |
MX (1) | MX149453A (es) |
NO (1) | NO150260C (es) |
PL (1) | PL128123B1 (es) |
SE (1) | SE413826B (es) |
WO (1) | WO1980000901A1 (es) |
YU (1) | YU228379A (es) |
Families Citing this family (65)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4400667A (en) * | 1981-01-12 | 1983-08-23 | Sangamo Weston, Inc. | Phase tolerant bit synchronizer for digital signals |
CA1180416A (en) * | 1981-05-19 | 1985-01-02 | Botaro Hirosaki | Timing recovery circuit |
US4518998A (en) * | 1982-06-03 | 1985-05-21 | Klimsch/Optronics, Inc. | Method and apparatus for producing a time advanced output pulse train from an input pulse train |
US4473760A (en) * | 1982-12-13 | 1984-09-25 | Western Digital Corporation | Fast digital sample resolution circuit |
US4648060A (en) * | 1984-07-30 | 1987-03-03 | Hewlett-Packard Company | Dual channel frequency synthesizer system |
DE3441501A1 (de) * | 1984-11-14 | 1986-05-15 | Standard Elektrik Lorenz Ag, 7000 Stuttgart | Schaltungsanordnung zum regenerieren und synchronisieren eines digitalen signals |
FR2608863B1 (fr) * | 1986-12-19 | 1994-04-29 | Nec Corp | Circuit integre logique comportant des bascules electroniques d'entree et de sortie pour stabiliser les durees des impulsions |
JPS63228206A (ja) * | 1987-03-17 | 1988-09-22 | Nec Corp | クロツク分配方式 |
US5101117A (en) * | 1988-02-17 | 1992-03-31 | Mips Computer Systems | Variable delay line phase-locked loop circuit synchronization system |
IL89120A (en) * | 1988-02-17 | 1992-08-18 | Mips Computer Systems Inc | Circuit synchronization system |
AU617312B2 (en) * | 1988-03-26 | 1991-11-28 | Alcatel N.V. | Synchronizing circuit |
DE3917217A1 (de) * | 1989-05-26 | 1990-11-29 | Ant Nachrichtentech | Regenerator fuer digitalsignale |
US4959846A (en) * | 1989-09-11 | 1990-09-25 | Raynet Corporation | Clock recovery apparatus including a clock frequency adjuster |
US4975929A (en) * | 1989-09-11 | 1990-12-04 | Raynet Corp. | Clock recovery apparatus |
US5036230A (en) * | 1990-03-01 | 1991-07-30 | Intel Corporation | CMOS clock-phase synthesizer |
US5083049A (en) * | 1991-05-10 | 1992-01-21 | Ast Research, Inc. | Asynchronous circuit with edge-triggered inputs |
US5229752A (en) * | 1991-09-20 | 1993-07-20 | The United States Of America As Represented By The United States Department Of Energy | Method and apparatus for detecting timing errors in a system oscillator |
DE4139117C1 (es) * | 1991-11-28 | 1993-06-09 | Texas Instruments Deutschland Gmbh, 8050 Freising, De | |
TW234796B (es) * | 1993-02-24 | 1994-11-21 | Advanced Micro Devices Inc | |
WO1995034127A1 (en) * | 1994-06-03 | 1995-12-14 | Sierra Semiconductor Corporation | A three-state phase-detector/charge pump circuit with no dead-band region |
SE503069C2 (sv) * | 1994-07-06 | 1996-03-18 | Ericsson Telefon Ab L M | Förfarande och anordning för att fasvrida en signal |
GB9505350D0 (en) * | 1995-03-16 | 1995-05-03 | British Tech Group | Electronic identification system |
US5712580A (en) * | 1996-02-14 | 1998-01-27 | International Business Machines Corporation | Linear phase detector for half-speed quadrature clocking architecture |
US5818890A (en) * | 1996-09-24 | 1998-10-06 | Motorola, Inc. | Method for synchronizing signals and structures therefor |
KR100244466B1 (ko) * | 1997-04-26 | 2000-02-01 | 김영환 | 클럭 위상 비교기 |
KR100215889B1 (ko) * | 1997-05-06 | 1999-08-16 | 구본준 | 클럭 동기 회로 |
DE60044276D1 (de) * | 1999-06-04 | 2010-06-10 | Sumitomo Chemical Co | Esterase Gene und Verwendungen davon |
DE10020171A1 (de) | 2000-04-25 | 2001-10-31 | Ericsson Telefon Ab L M | Pulsdetektor |
US8160864B1 (en) | 2000-10-26 | 2012-04-17 | Cypress Semiconductor Corporation | In-circuit emulator and pod synchronized boot |
US6724220B1 (en) | 2000-10-26 | 2004-04-20 | Cyress Semiconductor Corporation | Programmable microcontroller architecture (mixed analog/digital) |
US8149048B1 (en) | 2000-10-26 | 2012-04-03 | Cypress Semiconductor Corporation | Apparatus and method for programmable power management in a programmable analog circuit block |
US7765095B1 (en) | 2000-10-26 | 2010-07-27 | Cypress Semiconductor Corporation | Conditional branching in an in-circuit emulation system |
US8103496B1 (en) | 2000-10-26 | 2012-01-24 | Cypress Semicondutor Corporation | Breakpoint control in an in-circuit emulation system |
US8176296B2 (en) | 2000-10-26 | 2012-05-08 | Cypress Semiconductor Corporation | Programmable microcontroller architecture |
KR20060094106A (ko) * | 2001-04-20 | 2006-08-28 | 알로이즈 우벤 | 풍력 발전 플랜트의 운전 방법 |
DE10119624A1 (de) | 2001-04-20 | 2002-11-21 | Aloys Wobben | Verfahren zum Betreiben einer Windenergieanlage |
US7406674B1 (en) | 2001-10-24 | 2008-07-29 | Cypress Semiconductor Corporation | Method and apparatus for generating microcontroller configuration information |
US8078970B1 (en) | 2001-11-09 | 2011-12-13 | Cypress Semiconductor Corporation | Graphical user interface with user-selectable list-box |
US8042093B1 (en) | 2001-11-15 | 2011-10-18 | Cypress Semiconductor Corporation | System providing automatic source code generation for personalization and parameterization of user modules |
US6971004B1 (en) | 2001-11-19 | 2005-11-29 | Cypress Semiconductor Corp. | System and method of dynamically reconfiguring a programmable integrated circuit |
US7774190B1 (en) | 2001-11-19 | 2010-08-10 | Cypress Semiconductor Corporation | Sleep and stall in an in-circuit emulation system |
US7770113B1 (en) | 2001-11-19 | 2010-08-03 | Cypress Semiconductor Corporation | System and method for dynamically generating a configuration datasheet |
US8069405B1 (en) | 2001-11-19 | 2011-11-29 | Cypress Semiconductor Corporation | User interface for efficiently browsing an electronic document using data-driven tabs |
US7844437B1 (en) | 2001-11-19 | 2010-11-30 | Cypress Semiconductor Corporation | System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit |
US8103497B1 (en) | 2002-03-28 | 2012-01-24 | Cypress Semiconductor Corporation | External interface for event architecture |
US7761845B1 (en) | 2002-09-09 | 2010-07-20 | Cypress Semiconductor Corporation | Method for parameterizing a user module |
US7295049B1 (en) * | 2004-03-25 | 2007-11-13 | Cypress Semiconductor Corporation | Method and circuit for rapid alignment of signals |
US8069436B2 (en) | 2004-08-13 | 2011-11-29 | Cypress Semiconductor Corporation | Providing hardware independence to automate code generation of processing device firmware |
US7332976B1 (en) | 2005-02-04 | 2008-02-19 | Cypress Semiconductor Corporation | Poly-phase frequency synthesis oscillator |
US7400183B1 (en) | 2005-05-05 | 2008-07-15 | Cypress Semiconductor Corporation | Voltage controlled oscillator delay cell and method |
US8085067B1 (en) | 2005-12-21 | 2011-12-27 | Cypress Semiconductor Corporation | Differential-to-single ended signal converter circuit and method |
US8067948B2 (en) | 2006-03-27 | 2011-11-29 | Cypress Semiconductor Corporation | Input/output multiplexer bus |
WO2008012915A1 (fr) * | 2006-07-28 | 2008-01-31 | Fujitsu Limited | Appareil de détermination de phase et appareil de synchronisation de phase |
US9564902B2 (en) | 2007-04-17 | 2017-02-07 | Cypress Semiconductor Corporation | Dynamically configurable and re-configurable data path |
US8026739B2 (en) | 2007-04-17 | 2011-09-27 | Cypress Semiconductor Corporation | System level interconnect with programmable switching |
US8516025B2 (en) * | 2007-04-17 | 2013-08-20 | Cypress Semiconductor Corporation | Clock driven dynamic datapath chaining |
US8092083B2 (en) | 2007-04-17 | 2012-01-10 | Cypress Semiconductor Corporation | Temperature sensor with digital bandgap |
US8040266B2 (en) | 2007-04-17 | 2011-10-18 | Cypress Semiconductor Corporation | Programmable sigma-delta analog-to-digital converter |
US8130025B2 (en) | 2007-04-17 | 2012-03-06 | Cypress Semiconductor Corporation | Numerical band gap |
US8266575B1 (en) | 2007-04-25 | 2012-09-11 | Cypress Semiconductor Corporation | Systems and methods for dynamically reconfiguring a programmable system on a chip |
US9720805B1 (en) | 2007-04-25 | 2017-08-01 | Cypress Semiconductor Corporation | System and method for controlling a target device |
US8065653B1 (en) | 2007-04-25 | 2011-11-22 | Cypress Semiconductor Corporation | Configuration of programmable IC design elements |
US8049569B1 (en) | 2007-09-05 | 2011-11-01 | Cypress Semiconductor Corporation | Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes |
US9448964B2 (en) | 2009-05-04 | 2016-09-20 | Cypress Semiconductor Corporation | Autonomous control in a programmable system |
US8970276B1 (en) * | 2013-12-17 | 2015-03-03 | Analog Devices, Inc. | Clock signal synchronization |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL272023A (es) * | 1960-12-05 | |||
US3521172A (en) * | 1965-11-26 | 1970-07-21 | Martin Marietta Corp | Binary phase comparator |
US3495184A (en) * | 1968-03-11 | 1970-02-10 | Radiation Inc | Phase-locked loop having improved acquisition range |
US3701039A (en) * | 1968-10-28 | 1972-10-24 | Ibm | Random binary data signal frequency and phase compensation circuit |
US3660647A (en) * | 1969-12-24 | 1972-05-02 | Us Navy | Automatic signal delay tracking system |
US3614635A (en) * | 1969-12-31 | 1971-10-19 | Ibm | Variable frequency control system and data standardizer |
US3714463A (en) * | 1971-01-04 | 1973-01-30 | Motorola Inc | Digital frequency and/or phase detector charge pump |
BE786226A (fr) * | 1971-07-16 | 1973-01-15 | Siemens Ag | Alimentation en courant rythme pour un systeme de circuits de commutation a deux canaux |
US3839599A (en) * | 1972-11-10 | 1974-10-01 | Gte Automatic Electric Lab Inc | Line variation compensation system for synchronized pcm digital switching |
JPS5721064B2 (es) * | 1974-06-07 | 1982-05-04 | ||
US4001713A (en) * | 1976-01-15 | 1977-01-04 | Gte Sylvania Incorporated | Phase lock loop circuit |
JPS52124848A (en) * | 1976-04-12 | 1977-10-20 | Fujitsu Ltd | Digital phase detection circuit |
DE2735053C3 (de) * | 1977-08-03 | 1980-05-22 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | Digitaler Phasenregelkreis |
-
1978
- 1978-09-21 SE SE7809934A patent/SE413826B/sv not_active IP Right Cessation
-
1979
- 1979-08-29 IN IN610/DEL/79A patent/IN153004B/en unknown
- 1979-08-30 FI FI792703A patent/FI70660C/sv not_active IP Right Cessation
- 1979-09-18 DD DD79215609A patent/DD146230A5/de unknown
- 1979-09-19 IE IE1778/79A patent/IE48553B1/en unknown
- 1979-09-19 EG EG559/79A patent/EG14080A/xx active
- 1979-09-19 YU YU02283/79A patent/YU228379A/xx unknown
- 1979-09-19 AR AR278117A patent/AR229083A1/es active
- 1979-09-19 CS CS796317A patent/CS216684B2/cs unknown
- 1979-09-20 CA CA000335989A patent/CA1142238A/en not_active Expired
- 1979-09-20 NO NO793023A patent/NO150260C/no unknown
- 1979-09-20 PL PL1979218426A patent/PL128123B1/pl unknown
- 1979-09-20 ES ES484315A patent/ES484315A1/es not_active Expired
- 1979-09-20 AU AU50993/79A patent/AU525914B2/en not_active Expired
- 1979-09-20 HU HU79EI878A patent/HU178531B/hu unknown
- 1979-09-20 MX MX179346A patent/MX149453A/es unknown
- 1979-09-21 US US06/196,556 patent/US4380083A/en not_active Expired - Lifetime
- 1979-09-21 JP JP50162179A patent/JPS55500724A/ja active Pending
- 1979-09-21 DE DE7979850087T patent/DE2963616D1/de not_active Expired
- 1979-09-21 EP EP79850087A patent/EP0010077B1/en not_active Expired
- 1979-09-21 WO PCT/SE1979/000194 patent/WO1980000901A1/en unknown
-
1980
- 1980-05-20 DK DK220080A patent/DK149292C/da active
Also Published As
Publication number | Publication date |
---|---|
PL218426A1 (es) | 1980-08-11 |
YU228379A (en) | 1982-10-31 |
DE2963616D1 (en) | 1982-10-28 |
WO1980000901A1 (en) | 1980-05-01 |
NO793023L (no) | 1980-03-24 |
IE48553B1 (en) | 1985-03-06 |
CA1142238A (en) | 1983-03-01 |
JPS55500724A (es) | 1980-10-02 |
AU525914B2 (en) | 1982-12-09 |
IN153004B (es) | 1984-05-19 |
FI70660C (fi) | 1986-09-24 |
DK149292C (da) | 1987-01-19 |
MX149453A (es) | 1983-11-08 |
AR229083A1 (es) | 1983-06-15 |
SE413826B (sv) | 1980-06-23 |
NO150260C (no) | 1984-09-12 |
DK149292B (da) | 1986-04-21 |
PL128123B1 (en) | 1983-12-31 |
US4380083A (en) | 1983-04-12 |
FI70660B (fi) | 1986-06-06 |
EP0010077A1 (en) | 1980-04-16 |
EG14080A (en) | 1983-03-31 |
DK220080A (da) | 1980-05-20 |
DD146230A5 (de) | 1981-01-28 |
AU5099379A (en) | 1980-03-27 |
SE7809934L (sv) | 1980-03-22 |
FI792703A (fi) | 1980-03-22 |
EP0010077B1 (en) | 1982-09-01 |
IE791778L (en) | 1980-03-21 |
HU178531B (en) | 1982-05-28 |
NO150260B (no) | 1984-06-04 |
CS216684B2 (en) | 1982-11-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES484315A1 (es) | Una disposicion en un sistema de telecomunicacion para regu-lar la posicion de fase de una senal controlada en relacion con una senal de referencia | |
KR900003705A (ko) | 일부 및 시각의 보정방법 | |
ATE31856T1 (de) | Farbgesteuertes schaltgeraet. | |
JPS5632855A (en) | Control circuit for right of transmission | |
GB1320272A (en) | Process cont'ol system | |
JPS56147260A (en) | Lsi for digital signal processing | |
JPS56136065A (en) | Data regenerator | |
SE8204750D0 (sv) | Method of static reactive power compensation | |
ATE40026T1 (de) | Signalausfall-korrigierschaltung zum korrigieren von durch signalausfaelle gestoerten videosignalen. | |
JPS57105016A (en) | Clock source switching system | |
US4858007A (en) | Digital data slicer circuit for digital teletext signals | |
HU894041D0 (en) | Phase control circuit | |
JPS55117371A (en) | Transmission method for analog telephone signal | |
EP0117357A3 (en) | Digital signal composing circuits | |
JPS57133755A (en) | Branch coupling circuit for conference telephone set | |
JPS5771034A (en) | Bus conflict preventing circuit | |
JPS5785124A (en) | Clock distributing system | |
US5828898A (en) | Microcomputer for outputting data to the outside of the microcomputer in real time in response to a RTP output request signal received from outside the microcomputer | |
GB1451267A (en) | Gyrator resonant circuit | |
JPS56149136A (en) | Data reproducing device | |
JPS552927A (en) | Automatic time correction device | |
JPS576479A (en) | Buffer memory control system | |
JPS578855A (en) | Interruption processing system | |
GR3007226T3 (es) | ||
JPS6461139A (en) | Data signal phase correcting circuit |