ES432949A1 - Un sistema de proceso de datos. - Google Patents
Un sistema de proceso de datos.Info
- Publication number
- ES432949A1 ES432949A1 ES432949A ES432949A ES432949A1 ES 432949 A1 ES432949 A1 ES 432949A1 ES 432949 A ES432949 A ES 432949A ES 432949 A ES432949 A ES 432949A ES 432949 A1 ES432949 A1 ES 432949A1
- Authority
- ES
- Spain
- Prior art keywords
- elements
- words
- memory
- instruction
- storage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
- G06F12/0615—Address space extension
- G06F12/0623—Address space extension for memory modules
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
- G06F9/30149—Instruction analysis, e.g. decoding, instruction word fields of variable length instructions
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Complex Calculations (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Executing Machine-Instructions (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL7317281A NL7317281A (nl) | 1973-12-17 | 1973-12-17 | Gegevens-verwerkend stelsel. |
Publications (1)
Publication Number | Publication Date |
---|---|
ES432949A1 true ES432949A1 (es) | 1976-11-16 |
Family
ID=19820218
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES432949A Expired ES432949A1 (es) | 1973-12-17 | 1974-12-16 | Un sistema de proceso de datos. |
Country Status (6)
Country | Link |
---|---|
BE (1) | BE823300A (fr) |
DE (1) | DE2458707A1 (fr) |
ES (1) | ES432949A1 (fr) |
FR (1) | FR2254830B1 (fr) |
GB (1) | GB1484380A (fr) |
NL (1) | NL7317281A (fr) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1483442A (en) * | 1975-10-09 | 1977-08-17 | Standard Telephones Cables Ltd | Computing machine including a directly addressable memory arrangement |
US4158227A (en) * | 1977-10-12 | 1979-06-12 | Bunker Ramo Corporation | Paged memory mapping with elimination of recurrent decoding |
-
1973
- 1973-12-17 NL NL7317281A patent/NL7317281A/xx not_active Application Discontinuation
-
1974
- 1974-12-10 GB GB5335674A patent/GB1484380A/en not_active Expired
- 1974-12-11 DE DE19742458707 patent/DE2458707A1/de not_active Withdrawn
- 1974-12-13 BE BE2054025A patent/BE823300A/xx unknown
- 1974-12-16 FR FR7441307A patent/FR2254830B1/fr not_active Expired
- 1974-12-16 ES ES432949A patent/ES432949A1/es not_active Expired
Also Published As
Publication number | Publication date |
---|---|
FR2254830A1 (fr) | 1975-07-11 |
NL7317281A (nl) | 1975-06-19 |
FR2254830B1 (fr) | 1979-02-23 |
AU7589574A (en) | 1976-06-03 |
GB1484380A (en) | 1977-09-01 |
DE2458707A1 (de) | 1975-06-19 |
BE823300A (nl) | 1975-06-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1426749A (en) | Micro programme data processor having parallel instruction flow streams for plural level of subinstruction sets | |
FR1558879A (fr) | ||
GB1353951A (en) | Data processing system | |
ES8303743A1 (es) | Sistema de proceso de datos para el proceso en paralelo. | |
ES8103868A1 (es) | Un sistema para acceder a modulos de memoria | |
GB1209970A (en) | Data processing apparatus | |
KR840008069A (ko) | 디지탈 콘트로울러 | |
GB1493448A (en) | Memory access control in data processing systems | |
GB1287656A (en) | Modular multiprocessor system with an interprocessor priority arrangement | |
KR890017615A (ko) | 멀티포트 캐시메모리를 가지는 멀티프로세서 시스템 | |
ES424731A1 (es) | Procedimiento y dispositivo para tener en cuenta las modi- ficaciones dinamicas de un programa. | |
KR910012955A (ko) | 데이타 처리 시스템 | |
ES444377A1 (es) | Un aparato de tratamiento de datos. | |
ES432949A1 (es) | Un sistema de proceso de datos. | |
ES416400A1 (es) | Disposicion de circuitos para reducir la magnitud de la convesacion de direcciones en un sistema de tratamiento de datos con memoria virtual. | |
ES358538A1 (es) | Un sistema de tratamiento de datos. | |
GB1179048A (en) | Data Processor with Improved Apparatus for Instruction Modification | |
JPS5654558A (en) | Write control system for main memory unit | |
JPS55123739A (en) | Memory content prefetch control system | |
GB2036392A (en) | Computer system having enhancement circuitry for memory accessing | |
ES392345A1 (es) | Sistema de proceso de datos. | |
JPS5794999A (en) | Protection system for microinstruction control memory | |
GB1089308A (en) | Data processing apparatus | |
KR960018958A (ko) | 다중 프로세서 시스템에서 아토믹 명령어 수행시 데이타 버퍼를 사용한 메인 메모리 액세스 장치 | |
KR930010775A (ko) | 화상 처리 장치 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FD1A | Patent lapsed |
Effective date: 19970930 |