ES2210371T3 - Estructura de memoria. - Google Patents

Estructura de memoria.

Info

Publication number
ES2210371T3
ES2210371T3 ES96917795T ES96917795T ES2210371T3 ES 2210371 T3 ES2210371 T3 ES 2210371T3 ES 96917795 T ES96917795 T ES 96917795T ES 96917795 T ES96917795 T ES 96917795T ES 2210371 T3 ES2210371 T3 ES 2210371T3
Authority
ES
Spain
Prior art keywords
memory
information
block
buffer
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES96917795T
Other languages
English (en)
Spanish (es)
Inventor
Ingemar Siderquist
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Saab AB
Original Assignee
Saab AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Saab AB filed Critical Saab AB
Application granted granted Critical
Publication of ES2210371T3 publication Critical patent/ES2210371T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/04—Addressing variable-length words or parts of words

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Image Input (AREA)
  • Complex Calculations (AREA)
  • Memory System (AREA)
  • Dram (AREA)
  • Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
ES96917795T 1995-06-09 1996-06-05 Estructura de memoria. Expired - Lifetime ES2210371T3 (es)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
SE9502113 1995-06-09
SE9502113A SE514348C2 (sv) 1995-06-09 1995-06-09 Minnesstruktur anpassad för lagring och hämtning av vektorer

Publications (1)

Publication Number Publication Date
ES2210371T3 true ES2210371T3 (es) 2004-07-01

Family

ID=20398571

Family Applications (1)

Application Number Title Priority Date Filing Date
ES96917795T Expired - Lifetime ES2210371T3 (es) 1995-06-09 1996-06-05 Estructura de memoria.

Country Status (8)

Country Link
US (1) US6425064B2 (enExample)
EP (1) EP0839354B1 (enExample)
JP (2) JP4036270B2 (enExample)
AT (1) ATE252250T1 (enExample)
DE (1) DE69630388T2 (enExample)
ES (1) ES2210371T3 (enExample)
SE (1) SE514348C2 (enExample)
WO (1) WO1996042055A1 (enExample)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7356639B2 (en) * 2000-01-05 2008-04-08 Rambus Inc. Configurable width buffered module having a bypass circuit
US7266634B2 (en) 2000-01-05 2007-09-04 Rambus Inc. Configurable width buffered module having flyby elements
US6502161B1 (en) 2000-01-05 2002-12-31 Rambus Inc. Memory system including a point-to-point linked memory subsystem
US20050010737A1 (en) * 2000-01-05 2005-01-13 Fred Ware Configurable width buffered module having splitter elements
US7363422B2 (en) 2000-01-05 2008-04-22 Rambus Inc. Configurable width buffered module
US7404032B2 (en) * 2000-01-05 2008-07-22 Rambus Inc. Configurable width buffered module having switch elements
US7017002B2 (en) 2000-01-05 2006-03-21 Rambus, Inc. System featuring a master device, a buffer device and a plurality of integrated circuit memory devices
WO2002017071A1 (en) * 2000-08-22 2002-02-28 Theis Jean Paul A configurable register file with multi-range shift register support
US7107399B2 (en) * 2001-05-11 2006-09-12 International Business Machines Corporation Scalable memory
US7110400B2 (en) * 2002-04-10 2006-09-19 Integrated Device Technology, Inc. Random access memory architecture and serial interface with continuous packet handling capability
US7339943B1 (en) * 2002-05-10 2008-03-04 Altera Corporation Apparatus and method for queuing flow management between input, intermediate and output queues
US6879526B2 (en) * 2002-10-31 2005-04-12 Ring Technology Enterprises Llc Methods and apparatus for improved memory access
DE102004038213A1 (de) * 2004-08-05 2006-03-16 Robert Bosch Gmbh Verfahren und Vorrichtung zum Zugriff auf Daten eines Botschaftsspeichers eines Kommunikationsbausteins
DE102004038212A1 (de) * 2004-08-05 2006-03-16 Robert Bosch Gmbh FlexRay-Kommunikationsbaustein
KR101257848B1 (ko) * 2005-07-13 2013-04-24 삼성전자주식회사 복합 메모리를 구비하는 데이터 저장 시스템 및 그 동작방법
US11328764B2 (en) 2005-09-26 2022-05-10 Rambus Inc. Memory system topologies including a memory die stack
US7562271B2 (en) 2005-09-26 2009-07-14 Rambus Inc. Memory system topologies including a buffer device and an integrated circuit memory device
US7464225B2 (en) * 2005-09-26 2008-12-09 Rambus Inc. Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology
KR101611464B1 (ko) * 2008-10-10 2016-04-11 스펜션 엘엘씨 데이터 패턴 분석 방법 및 분석 시스템
US8818802B2 (en) * 2008-10-10 2014-08-26 Spansion Llc Real-time data pattern analysis system and method of operation thereof
JP5653856B2 (ja) 2011-07-21 2015-01-14 ルネサスエレクトロニクス株式会社 半導体装置

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4621339A (en) * 1983-06-13 1986-11-04 Duke University SIMD machine using cube connected cycles network architecture for vector processing
US4747070A (en) * 1984-01-09 1988-05-24 Wang Laboratories, Inc. Reconfigurable memory system
JPS60262280A (ja) * 1984-06-07 1985-12-25 Toshiba Corp メモリモジユ−ル
US4858107A (en) * 1985-03-11 1989-08-15 General Electric Company Computer device display system using conditionally asynchronous memory accessing by video display controller
JPS63225837A (ja) 1987-03-13 1988-09-20 Fujitsu Ltd 距離付きベクトルアクセス方式
US5602780A (en) * 1993-10-20 1997-02-11 Texas Instruments Incorporated Serial to parallel and parallel to serial architecture for a RAM based FIFO memory
US5642444A (en) * 1994-07-28 1997-06-24 Univ North Carolina Specialized image processing system architecture and method for image data arrays
JPH08235130A (ja) * 1995-02-24 1996-09-13 Sony Corp 並列プロセッサ

Also Published As

Publication number Publication date
SE514348C2 (sv) 2001-02-12
SE9502113L (sv) 1996-12-10
SE9502113D0 (sv) 1995-06-09
ATE252250T1 (de) 2003-11-15
US20010014930A1 (en) 2001-08-16
JP4659792B2 (ja) 2011-03-30
US6425064B2 (en) 2002-07-23
JP4036270B2 (ja) 2008-01-23
EP0839354B1 (en) 2003-10-15
WO1996042055A1 (en) 1996-12-27
EP0839354A1 (en) 1998-05-06
JP2007335076A (ja) 2007-12-27
DE69630388D1 (de) 2003-11-20
DE69630388T2 (de) 2004-08-19
JPH11507457A (ja) 1999-06-29

Similar Documents

Publication Publication Date Title
ES2449769T3 (es) Sistema de memoria y método con modos en serie y en paralelo
EP1191538B1 (en) A synchronous NAND DRAM architecture
US3753242A (en) Memory overlay system
US5261064A (en) Burst access memory
FI83570C (fi) Minnessystem.
EP0714534B1 (en) Multiple-port shared memory interface and associated method
EP0839354B1 (en) Memory structure
ES2478274T3 (es) Difusión general selectiva de datos en dispositivos conectados en serie
US8390319B2 (en) Programmable logic fabric
US3942163A (en) CCD stack memory organization
WO1982002615A1 (en) Random access memory system having high-speed serial data paths
JPS6362054A (ja) 多チャンネル・メモリ・アクセス回路
JPH11345489A (ja) ランダムアクセスメモリ並びに、同メモリへの書込み及び同メモリからの読出し方法
US4040029A (en) Memory system with reduced block decoding
EP0520425B1 (en) Semiconductor memory device
KR102294108B1 (ko) 마칭 메모리 및 컴퓨터 시스템
US5166903A (en) Memory organization with arrays having an alternate data port facility
US6917545B2 (en) Dual bus memory burst architecture
US5058065A (en) Memory based line-delay architecture
KR100571435B1 (ko) 메모리 디바이스 및 그 어드레스 지정 방법
WO1998002886A2 (en) Memory with fast decoding
US7057962B1 (en) Address control for efficient memory partition
JP3489982B2 (ja) マルチポートメモリ装置及びａｔｍスイッチ装置
EP1033722B1 (en) Shared memory
SU858109A1 (ru) Буферное запоминающее устройство