ATE252250T1 - Speicherstruktur - Google Patents
SpeicherstrukturInfo
- Publication number
- ATE252250T1 ATE252250T1 AT96917795T AT96917795T ATE252250T1 AT E252250 T1 ATE252250 T1 AT E252250T1 AT 96917795 T AT96917795 T AT 96917795T AT 96917795 T AT96917795 T AT 96917795T AT E252250 T1 ATE252250 T1 AT E252250T1
- Authority
- AT
- Austria
- Prior art keywords
- memory
- vectors
- input
- buffer
- addressing
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/04—Addressing variable-length words or parts of words
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Image Input (AREA)
- Complex Calculations (AREA)
- Dram (AREA)
- Memory System (AREA)
- Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| SE9502113A SE514348C2 (sv) | 1995-06-09 | 1995-06-09 | Minnesstruktur anpassad för lagring och hämtning av vektorer |
| PCT/SE1996/000748 WO1996042055A1 (en) | 1995-06-09 | 1996-06-05 | Memory structure |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE252250T1 true ATE252250T1 (de) | 2003-11-15 |
Family
ID=20398571
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT96917795T ATE252250T1 (de) | 1995-06-09 | 1996-06-05 | Speicherstruktur |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US6425064B2 (enExample) |
| EP (1) | EP0839354B1 (enExample) |
| JP (2) | JP4036270B2 (enExample) |
| AT (1) | ATE252250T1 (enExample) |
| DE (1) | DE69630388T2 (enExample) |
| ES (1) | ES2210371T3 (enExample) |
| SE (1) | SE514348C2 (enExample) |
| WO (1) | WO1996042055A1 (enExample) |
Families Citing this family (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7266634B2 (en) | 2000-01-05 | 2007-09-04 | Rambus Inc. | Configurable width buffered module having flyby elements |
| US7356639B2 (en) * | 2000-01-05 | 2008-04-08 | Rambus Inc. | Configurable width buffered module having a bypass circuit |
| US20050010737A1 (en) * | 2000-01-05 | 2005-01-13 | Fred Ware | Configurable width buffered module having splitter elements |
| US7363422B2 (en) * | 2000-01-05 | 2008-04-22 | Rambus Inc. | Configurable width buffered module |
| US7010642B2 (en) * | 2000-01-05 | 2006-03-07 | Rambus Inc. | System featuring a controller device and a memory module that includes an integrated circuit buffer device and a plurality of integrated circuit memory devices |
| US7404032B2 (en) * | 2000-01-05 | 2008-07-22 | Rambus Inc. | Configurable width buffered module having switch elements |
| US6502161B1 (en) | 2000-01-05 | 2002-12-31 | Rambus Inc. | Memory system including a point-to-point linked memory subsystem |
| EP1311945A1 (en) * | 2000-08-22 | 2003-05-21 | Jean-Paul Theis | A configurable register file with multi-range shift register support |
| US7107399B2 (en) * | 2001-05-11 | 2006-09-12 | International Business Machines Corporation | Scalable memory |
| US7110400B2 (en) * | 2002-04-10 | 2006-09-19 | Integrated Device Technology, Inc. | Random access memory architecture and serial interface with continuous packet handling capability |
| US7339943B1 (en) * | 2002-05-10 | 2008-03-04 | Altera Corporation | Apparatus and method for queuing flow management between input, intermediate and output queues |
| US6879526B2 (en) * | 2002-10-31 | 2005-04-12 | Ring Technology Enterprises Llc | Methods and apparatus for improved memory access |
| DE102004038212A1 (de) * | 2004-08-05 | 2006-03-16 | Robert Bosch Gmbh | FlexRay-Kommunikationsbaustein |
| DE102004038213A1 (de) * | 2004-08-05 | 2006-03-16 | Robert Bosch Gmbh | Verfahren und Vorrichtung zum Zugriff auf Daten eines Botschaftsspeichers eines Kommunikationsbausteins |
| KR101257848B1 (ko) | 2005-07-13 | 2013-04-24 | 삼성전자주식회사 | 복합 메모리를 구비하는 데이터 저장 시스템 및 그 동작방법 |
| US7464225B2 (en) | 2005-09-26 | 2008-12-09 | Rambus Inc. | Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology |
| US11328764B2 (en) | 2005-09-26 | 2022-05-10 | Rambus Inc. | Memory system topologies including a memory die stack |
| US7562271B2 (en) | 2005-09-26 | 2009-07-14 | Rambus Inc. | Memory system topologies including a buffer device and an integrated circuit memory device |
| JP5714495B2 (ja) * | 2008-10-10 | 2015-05-07 | スパンション エルエルシー | 解析システム、およびデータパターン解析の方法 |
| US8818802B2 (en) * | 2008-10-10 | 2014-08-26 | Spansion Llc | Real-time data pattern analysis system and method of operation thereof |
| JP5653856B2 (ja) | 2011-07-21 | 2015-01-14 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4621339A (en) * | 1983-06-13 | 1986-11-04 | Duke University | SIMD machine using cube connected cycles network architecture for vector processing |
| US4747070A (en) | 1984-01-09 | 1988-05-24 | Wang Laboratories, Inc. | Reconfigurable memory system |
| JPS60262280A (ja) * | 1984-06-07 | 1985-12-25 | Toshiba Corp | メモリモジユ−ル |
| US4858107A (en) * | 1985-03-11 | 1989-08-15 | General Electric Company | Computer device display system using conditionally asynchronous memory accessing by video display controller |
| JPS63225837A (ja) * | 1987-03-13 | 1988-09-20 | Fujitsu Ltd | 距離付きベクトルアクセス方式 |
| US5602780A (en) * | 1993-10-20 | 1997-02-11 | Texas Instruments Incorporated | Serial to parallel and parallel to serial architecture for a RAM based FIFO memory |
| US5642444A (en) * | 1994-07-28 | 1997-06-24 | Univ North Carolina | Specialized image processing system architecture and method for image data arrays |
| JPH08235130A (ja) * | 1995-02-24 | 1996-09-13 | Sony Corp | 並列プロセッサ |
-
1995
- 1995-06-09 SE SE9502113A patent/SE514348C2/sv not_active IP Right Cessation
-
1996
- 1996-06-05 ES ES96917795T patent/ES2210371T3/es not_active Expired - Lifetime
- 1996-06-05 JP JP50237597A patent/JP4036270B2/ja not_active Expired - Lifetime
- 1996-06-05 WO PCT/SE1996/000748 patent/WO1996042055A1/en not_active Ceased
- 1996-06-05 EP EP96917795A patent/EP0839354B1/en not_active Expired - Lifetime
- 1996-06-05 AT AT96917795T patent/ATE252250T1/de not_active IP Right Cessation
- 1996-06-05 US US08/973,425 patent/US6425064B2/en not_active Expired - Lifetime
- 1996-06-05 DE DE69630388T patent/DE69630388T2/de not_active Expired - Lifetime
-
2007
- 2007-08-06 JP JP2007204671A patent/JP4659792B2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JP4659792B2 (ja) | 2011-03-30 |
| US20010014930A1 (en) | 2001-08-16 |
| EP0839354B1 (en) | 2003-10-15 |
| WO1996042055A1 (en) | 1996-12-27 |
| JPH11507457A (ja) | 1999-06-29 |
| EP0839354A1 (en) | 1998-05-06 |
| SE9502113L (sv) | 1996-12-10 |
| DE69630388T2 (de) | 2004-08-19 |
| ES2210371T3 (es) | 2004-07-01 |
| SE9502113D0 (sv) | 1995-06-09 |
| DE69630388D1 (de) | 2003-11-20 |
| JP2007335076A (ja) | 2007-12-27 |
| US6425064B2 (en) | 2002-07-23 |
| JP4036270B2 (ja) | 2008-01-23 |
| SE514348C2 (sv) | 2001-02-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ATE252250T1 (de) | Speicherstruktur | |
| ATE214193T1 (de) | Zweischritt-befehlspuffer für speicheranordnung und verfahren und speicheranordnung und rechnersystem unter verwendung desselben | |
| SE7508428L (sv) | Ordorganiserat minne med konstant accesstid. | |
| EP0211565A3 (en) | Random access memories | |
| NL7317545A (nl) | Geheugensysteem met hoofd- en buffergeheugen. | |
| KR920013452A (ko) | 순차 메모리 | |
| NZ331973A (en) | Honeycomb rack system for storing boats comprising storage trolleys | |
| GB2300500B (en) | Data check method and system | |
| CA2055784A1 (en) | Hierarchical memory controller | |
| TW333624B (en) | Memory device | |
| WO1998002886A3 (en) | Memory with fast decoding | |
| ATE74224T1 (de) | Nach dem rasterverfahren arbeitendes anzeigesystem mit einem einen randomspeicher enthaltenden zeichengenerator. | |
| JPS5736487A (en) | Data storage device | |
| KR920007187A (ko) | 반도체 기억장치 | |
| DE3164679D1 (en) | Signal storing device | |
| KR920018768A (ko) | 고유의 버스트 검색 기능을 가진 데이타 저장 시스템 | |
| JPS56500153A (enExample) | ||
| US4164041A (en) | Memory organization to distribute power dissipation and to allow single circuit pack memory growth | |
| JPS6429952A (en) | Memory access controller | |
| KR890004238A (ko) | 순차접근 기억장치 | |
| JPS6482236A (en) | Variable length data transfer device | |
| NO940790D0 (no) | Emne og eske for oppbevaring, fastholding og transport av minst to sjikt av gjenstander | |
| Carpenter | Diego Rodríguez de Almela," Cartas (" BL MS Egerton 1173"), ed. David Mackenzie (Book Review) | |
| JPS63116231A (ja) | 先入れ先読み記憶装置 | |
| ES2033930T3 (es) | Dispositivo para contener dentro de una unidad en forma de caja, objetos alargados, principalmente en forma de vainas de proyectil. |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |