JP4036270B2 - メモリ構造 - Google Patents
メモリ構造 Download PDFInfo
- Publication number
- JP4036270B2 JP4036270B2 JP50237597A JP50237597A JP4036270B2 JP 4036270 B2 JP4036270 B2 JP 4036270B2 JP 50237597 A JP50237597 A JP 50237597A JP 50237597 A JP50237597 A JP 50237597A JP 4036270 B2 JP4036270 B2 JP 4036270B2
- Authority
- JP
- Japan
- Prior art keywords
- memory
- information
- buffer
- memory block
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/04—Addressing variable-length words or parts of words
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Image Input (AREA)
- Complex Calculations (AREA)
- Dram (AREA)
- Memory System (AREA)
- Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| SE9502113-5 | 1995-06-09 | ||
| SE9502113A SE514348C2 (sv) | 1995-06-09 | 1995-06-09 | Minnesstruktur anpassad för lagring och hämtning av vektorer |
| PCT/SE1996/000748 WO1996042055A1 (en) | 1995-06-09 | 1996-06-05 | Memory structure |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2007204671A Division JP4659792B2 (ja) | 1995-06-09 | 2007-08-06 | メモリ構造 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH11507457A JPH11507457A (ja) | 1999-06-29 |
| JP4036270B2 true JP4036270B2 (ja) | 2008-01-23 |
Family
ID=20398571
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP50237597A Expired - Lifetime JP4036270B2 (ja) | 1995-06-09 | 1996-06-05 | メモリ構造 |
| JP2007204671A Expired - Lifetime JP4659792B2 (ja) | 1995-06-09 | 2007-08-06 | メモリ構造 |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2007204671A Expired - Lifetime JP4659792B2 (ja) | 1995-06-09 | 2007-08-06 | メモリ構造 |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US6425064B2 (enExample) |
| EP (1) | EP0839354B1 (enExample) |
| JP (2) | JP4036270B2 (enExample) |
| AT (1) | ATE252250T1 (enExample) |
| DE (1) | DE69630388T2 (enExample) |
| ES (1) | ES2210371T3 (enExample) |
| SE (1) | SE514348C2 (enExample) |
| WO (1) | WO1996042055A1 (enExample) |
Families Citing this family (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7266634B2 (en) | 2000-01-05 | 2007-09-04 | Rambus Inc. | Configurable width buffered module having flyby elements |
| US7356639B2 (en) * | 2000-01-05 | 2008-04-08 | Rambus Inc. | Configurable width buffered module having a bypass circuit |
| US20050010737A1 (en) * | 2000-01-05 | 2005-01-13 | Fred Ware | Configurable width buffered module having splitter elements |
| US7363422B2 (en) * | 2000-01-05 | 2008-04-22 | Rambus Inc. | Configurable width buffered module |
| US7010642B2 (en) * | 2000-01-05 | 2006-03-07 | Rambus Inc. | System featuring a controller device and a memory module that includes an integrated circuit buffer device and a plurality of integrated circuit memory devices |
| US7404032B2 (en) * | 2000-01-05 | 2008-07-22 | Rambus Inc. | Configurable width buffered module having switch elements |
| US6502161B1 (en) | 2000-01-05 | 2002-12-31 | Rambus Inc. | Memory system including a point-to-point linked memory subsystem |
| EP1311945A1 (en) * | 2000-08-22 | 2003-05-21 | Jean-Paul Theis | A configurable register file with multi-range shift register support |
| US7107399B2 (en) * | 2001-05-11 | 2006-09-12 | International Business Machines Corporation | Scalable memory |
| US7110400B2 (en) * | 2002-04-10 | 2006-09-19 | Integrated Device Technology, Inc. | Random access memory architecture and serial interface with continuous packet handling capability |
| US7339943B1 (en) * | 2002-05-10 | 2008-03-04 | Altera Corporation | Apparatus and method for queuing flow management between input, intermediate and output queues |
| US6879526B2 (en) * | 2002-10-31 | 2005-04-12 | Ring Technology Enterprises Llc | Methods and apparatus for improved memory access |
| DE102004038212A1 (de) * | 2004-08-05 | 2006-03-16 | Robert Bosch Gmbh | FlexRay-Kommunikationsbaustein |
| DE102004038213A1 (de) * | 2004-08-05 | 2006-03-16 | Robert Bosch Gmbh | Verfahren und Vorrichtung zum Zugriff auf Daten eines Botschaftsspeichers eines Kommunikationsbausteins |
| KR101257848B1 (ko) | 2005-07-13 | 2013-04-24 | 삼성전자주식회사 | 복합 메모리를 구비하는 데이터 저장 시스템 및 그 동작방법 |
| US7464225B2 (en) | 2005-09-26 | 2008-12-09 | Rambus Inc. | Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology |
| US11328764B2 (en) | 2005-09-26 | 2022-05-10 | Rambus Inc. | Memory system topologies including a memory die stack |
| US7562271B2 (en) | 2005-09-26 | 2009-07-14 | Rambus Inc. | Memory system topologies including a buffer device and an integrated circuit memory device |
| JP5714495B2 (ja) * | 2008-10-10 | 2015-05-07 | スパンション エルエルシー | 解析システム、およびデータパターン解析の方法 |
| US8818802B2 (en) * | 2008-10-10 | 2014-08-26 | Spansion Llc | Real-time data pattern analysis system and method of operation thereof |
| JP5653856B2 (ja) | 2011-07-21 | 2015-01-14 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4621339A (en) * | 1983-06-13 | 1986-11-04 | Duke University | SIMD machine using cube connected cycles network architecture for vector processing |
| US4747070A (en) | 1984-01-09 | 1988-05-24 | Wang Laboratories, Inc. | Reconfigurable memory system |
| JPS60262280A (ja) * | 1984-06-07 | 1985-12-25 | Toshiba Corp | メモリモジユ−ル |
| US4858107A (en) * | 1985-03-11 | 1989-08-15 | General Electric Company | Computer device display system using conditionally asynchronous memory accessing by video display controller |
| JPS63225837A (ja) * | 1987-03-13 | 1988-09-20 | Fujitsu Ltd | 距離付きベクトルアクセス方式 |
| US5602780A (en) * | 1993-10-20 | 1997-02-11 | Texas Instruments Incorporated | Serial to parallel and parallel to serial architecture for a RAM based FIFO memory |
| US5642444A (en) * | 1994-07-28 | 1997-06-24 | Univ North Carolina | Specialized image processing system architecture and method for image data arrays |
| JPH08235130A (ja) * | 1995-02-24 | 1996-09-13 | Sony Corp | 並列プロセッサ |
-
1995
- 1995-06-09 SE SE9502113A patent/SE514348C2/sv not_active IP Right Cessation
-
1996
- 1996-06-05 ES ES96917795T patent/ES2210371T3/es not_active Expired - Lifetime
- 1996-06-05 JP JP50237597A patent/JP4036270B2/ja not_active Expired - Lifetime
- 1996-06-05 WO PCT/SE1996/000748 patent/WO1996042055A1/en not_active Ceased
- 1996-06-05 EP EP96917795A patent/EP0839354B1/en not_active Expired - Lifetime
- 1996-06-05 AT AT96917795T patent/ATE252250T1/de not_active IP Right Cessation
- 1996-06-05 US US08/973,425 patent/US6425064B2/en not_active Expired - Lifetime
- 1996-06-05 DE DE69630388T patent/DE69630388T2/de not_active Expired - Lifetime
-
2007
- 2007-08-06 JP JP2007204671A patent/JP4659792B2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JP4659792B2 (ja) | 2011-03-30 |
| US20010014930A1 (en) | 2001-08-16 |
| ATE252250T1 (de) | 2003-11-15 |
| EP0839354B1 (en) | 2003-10-15 |
| WO1996042055A1 (en) | 1996-12-27 |
| JPH11507457A (ja) | 1999-06-29 |
| EP0839354A1 (en) | 1998-05-06 |
| SE9502113L (sv) | 1996-12-10 |
| DE69630388T2 (de) | 2004-08-19 |
| ES2210371T3 (es) | 2004-07-01 |
| SE9502113D0 (sv) | 1995-06-09 |
| DE69630388D1 (de) | 2003-11-20 |
| JP2007335076A (ja) | 2007-12-27 |
| US6425064B2 (en) | 2002-07-23 |
| SE514348C2 (sv) | 2001-02-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4659792B2 (ja) | メモリ構造 | |
| US4354232A (en) | Cache memory command buffer circuit | |
| US4031512A (en) | Communications network for general purpose data communications in a heterogeneous environment | |
| US5179372A (en) | Video Random Access Memory serial port access | |
| US5121360A (en) | Video random access memory serial port access | |
| US6816955B1 (en) | Logic for providing arbitration for synchronous dual-port memory | |
| US4718039A (en) | Intermediate memory array with a parallel port and a buffered serial port | |
| US4138720A (en) | Time-shared, multi-phase memory accessing system | |
| US7016349B1 (en) | Logic for generating multicast/unicast address (es) | |
| KR20070108293A (ko) | 반도체기억장치 | |
| EP0910014B1 (en) | Program loading method and apparatus | |
| US6925506B1 (en) | Architecture for implementing virtual multiqueue fifos | |
| US7870310B2 (en) | Multiple counters to relieve flag restriction in a multi-queue first-in first-out memory system | |
| KR0182342B1 (ko) | 동기식 메모리를 갖는 정보처리장치 및 동기식 메모리 | |
| CN100456679C (zh) | 供双缓存tdm交换机使用的数据存储器扩展 | |
| US6578118B1 (en) | Method and logic for storing and extracting in-band multicast port information stored along with the data in a single memory without memory read cycle overhead | |
| WO2001024022A1 (en) | Method and apparatus for decoupling processor speed from memory subsystem speed in a node controller | |
| US6314489B1 (en) | Methods and systems for storing cell data using a bank of cell buffers | |
| US5050076A (en) | Prefetching queue control system | |
| US5691977A (en) | Virtual channel converter and VCC table access method | |
| US6581144B1 (en) | Method and logic for initializing the forward-pointer memory during normal operation of the device as a background process | |
| US20020166021A1 (en) | Method and arrangement in a stack having a memory segmented into data groups having a plurality of elements | |
| JP3127661B2 (ja) | スキュー補正データ転送回路 | |
| US20050094654A1 (en) | Switching matrix | |
| JP2596654B2 (ja) | 通信網ノード |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RD01 | Notification of change of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7421 Effective date: 20050531 |
|
| RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20050607 |
|
| RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20050711 |
|
| A072 | Dismissal of procedure [no reply to invitation to correct request for examination] |
Free format text: JAPANESE INTERMEDIATE CODE: A073 Effective date: 20050913 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060228 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20060517 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20060710 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060828 |
|
| A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20061113 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070206 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20070502 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20070618 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070806 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20071002 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20071024 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101109 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111109 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121109 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121109 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131109 Year of fee payment: 6 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| EXPY | Cancellation because of completion of term |