SE9502113L - Minnesstruktur - Google Patents

Minnesstruktur

Info

Publication number
SE9502113L
SE9502113L SE9502113A SE9502113A SE9502113L SE 9502113 L SE9502113 L SE 9502113L SE 9502113 A SE9502113 A SE 9502113A SE 9502113 A SE9502113 A SE 9502113A SE 9502113 L SE9502113 L SE 9502113L
Authority
SE
Sweden
Prior art keywords
memory
vectors
input
buffer
addressing
Prior art date
Application number
SE9502113A
Other languages
Unknown language ( )
English (en)
Other versions
SE9502113D0 (sv
SE514348C2 (sv
Inventor
Ingemar Soederquist
Original Assignee
Saab Dynamics Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Saab Dynamics Ab filed Critical Saab Dynamics Ab
Priority to SE9502113A priority Critical patent/SE514348C2/sv
Publication of SE9502113D0 publication Critical patent/SE9502113D0/sv
Priority to ES96917795T priority patent/ES2210371T3/es
Priority to DE69630388T priority patent/DE69630388T2/de
Priority to JP50237597A priority patent/JP4036270B2/ja
Priority to AT96917795T priority patent/ATE252250T1/de
Priority to PCT/SE1996/000748 priority patent/WO1996042055A1/en
Priority to US08/973,425 priority patent/US6425064B2/en
Priority to EP96917795A priority patent/EP0839354B1/en
Publication of SE9502113L publication Critical patent/SE9502113L/sv
Publication of SE514348C2 publication Critical patent/SE514348C2/sv
Priority to JP2007204671A priority patent/JP4659792B2/ja

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/04—Addressing variable-length words or parts of words

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Image Input (AREA)
  • Complex Calculations (AREA)
  • Dram (AREA)
  • Memory System (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
SE9502113A 1995-06-09 1995-06-09 Minnesstruktur anpassad för lagring och hämtning av vektorer SE514348C2 (sv)

Priority Applications (9)

Application Number Priority Date Filing Date Title
SE9502113A SE514348C2 (sv) 1995-06-09 1995-06-09 Minnesstruktur anpassad för lagring och hämtning av vektorer
EP96917795A EP0839354B1 (en) 1995-06-09 1996-06-05 Memory structure
AT96917795T ATE252250T1 (de) 1995-06-09 1996-06-05 Speicherstruktur
DE69630388T DE69630388T2 (de) 1995-06-09 1996-06-05 Speicherstruktur
JP50237597A JP4036270B2 (ja) 1995-06-09 1996-06-05 メモリ構造
ES96917795T ES2210371T3 (es) 1995-06-09 1996-06-05 Estructura de memoria.
PCT/SE1996/000748 WO1996042055A1 (en) 1995-06-09 1996-06-05 Memory structure
US08/973,425 US6425064B2 (en) 1995-06-09 1996-06-05 Memory structure for storage of memory vectors
JP2007204671A JP4659792B2 (ja) 1995-06-09 2007-08-06 メモリ構造

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE9502113A SE514348C2 (sv) 1995-06-09 1995-06-09 Minnesstruktur anpassad för lagring och hämtning av vektorer

Publications (3)

Publication Number Publication Date
SE9502113D0 SE9502113D0 (sv) 1995-06-09
SE9502113L true SE9502113L (sv) 1996-12-10
SE514348C2 SE514348C2 (sv) 2001-02-12

Family

ID=20398571

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9502113A SE514348C2 (sv) 1995-06-09 1995-06-09 Minnesstruktur anpassad för lagring och hämtning av vektorer

Country Status (8)

Country Link
US (1) US6425064B2 (sv)
EP (1) EP0839354B1 (sv)
JP (2) JP4036270B2 (sv)
AT (1) ATE252250T1 (sv)
DE (1) DE69630388T2 (sv)
ES (1) ES2210371T3 (sv)
SE (1) SE514348C2 (sv)
WO (1) WO1996042055A1 (sv)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050010737A1 (en) * 2000-01-05 2005-01-13 Fred Ware Configurable width buffered module having splitter elements
US7404032B2 (en) * 2000-01-05 2008-07-22 Rambus Inc. Configurable width buffered module having switch elements
US6502161B1 (en) 2000-01-05 2002-12-31 Rambus Inc. Memory system including a point-to-point linked memory subsystem
US7010642B2 (en) * 2000-01-05 2006-03-07 Rambus Inc. System featuring a controller device and a memory module that includes an integrated circuit buffer device and a plurality of integrated circuit memory devices
US7363422B2 (en) * 2000-01-05 2008-04-22 Rambus Inc. Configurable width buffered module
US7266634B2 (en) 2000-01-05 2007-09-04 Rambus Inc. Configurable width buffered module having flyby elements
US7356639B2 (en) * 2000-01-05 2008-04-08 Rambus Inc. Configurable width buffered module having a bypass circuit
US6718429B1 (en) * 2000-08-22 2004-04-06 Antevista Gmbh Configurable register file with multi-range shift register support
US7107399B2 (en) * 2001-05-11 2006-09-12 International Business Machines Corporation Scalable memory
US7110400B2 (en) * 2002-04-10 2006-09-19 Integrated Device Technology, Inc. Random access memory architecture and serial interface with continuous packet handling capability
US7339943B1 (en) * 2002-05-10 2008-03-04 Altera Corporation Apparatus and method for queuing flow management between input, intermediate and output queues
US6879526B2 (en) * 2002-10-31 2005-04-12 Ring Technology Enterprises Llc Methods and apparatus for improved memory access
DE102004038212A1 (de) * 2004-08-05 2006-03-16 Robert Bosch Gmbh FlexRay-Kommunikationsbaustein
DE102004038213A1 (de) * 2004-08-05 2006-03-16 Robert Bosch Gmbh Verfahren und Vorrichtung zum Zugriff auf Daten eines Botschaftsspeichers eines Kommunikationsbausteins
KR101257848B1 (ko) 2005-07-13 2013-04-24 삼성전자주식회사 복합 메모리를 구비하는 데이터 저장 시스템 및 그 동작방법
US7464225B2 (en) * 2005-09-26 2008-12-09 Rambus Inc. Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology
US7562271B2 (en) 2005-09-26 2009-07-14 Rambus Inc. Memory system topologies including a buffer device and an integrated circuit memory device
US11328764B2 (en) 2005-09-26 2022-05-10 Rambus Inc. Memory system topologies including a memory die stack
US8818802B2 (en) * 2008-10-10 2014-08-26 Spansion Llc Real-time data pattern analysis system and method of operation thereof
WO2010042631A2 (en) * 2008-10-10 2010-04-15 Fastow Richard M Real-time data pattern analysis system and method of operation thereof
JP5653856B2 (ja) 2011-07-21 2015-01-14 ルネサスエレクトロニクス株式会社 半導体装置

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4621339A (en) 1983-06-13 1986-11-04 Duke University SIMD machine using cube connected cycles network architecture for vector processing
US4747070A (en) 1984-01-09 1988-05-24 Wang Laboratories, Inc. Reconfigurable memory system
JPS60262280A (ja) * 1984-06-07 1985-12-25 Toshiba Corp メモリモジユ−ル
US4858107A (en) * 1985-03-11 1989-08-15 General Electric Company Computer device display system using conditionally asynchronous memory accessing by video display controller
JPS63225837A (ja) * 1987-03-13 1988-09-20 Fujitsu Ltd 距離付きベクトルアクセス方式
US5602780A (en) * 1993-10-20 1997-02-11 Texas Instruments Incorporated Serial to parallel and parallel to serial architecture for a RAM based FIFO memory
US5642444A (en) * 1994-07-28 1997-06-24 Univ North Carolina Specialized image processing system architecture and method for image data arrays
JPH08235130A (ja) * 1995-02-24 1996-09-13 Sony Corp 並列プロセッサ

Also Published As

Publication number Publication date
ES2210371T3 (es) 2004-07-01
JP4659792B2 (ja) 2011-03-30
ATE252250T1 (de) 2003-11-15
JPH11507457A (ja) 1999-06-29
US20010014930A1 (en) 2001-08-16
DE69630388D1 (de) 2003-11-20
JP4036270B2 (ja) 2008-01-23
JP2007335076A (ja) 2007-12-27
EP0839354A1 (en) 1998-05-06
SE9502113D0 (sv) 1995-06-09
DE69630388T2 (de) 2004-08-19
EP0839354B1 (en) 2003-10-15
US6425064B2 (en) 2002-07-23
WO1996042055A1 (en) 1996-12-27
SE514348C2 (sv) 2001-02-12

Similar Documents

Publication Publication Date Title
DE69630388D1 (de) Speicherstruktur
ATE214193T1 (de) Zweischritt-befehlspuffer für speicheranordnung und verfahren und speicheranordnung und rechnersystem unter verwendung desselben
FI952819A (sv) Transport- och upplagingsbehållare för använt kärnbränsle
ITMI930815A0 (it) Essiccatore con serbatoio di accumulo
ATE216529T1 (de) Eine synchrone nand-dram-speicherarchitektur
EP1320031A3 (en) Apparatus for branch prediction
KR890015157A (ko) 고속 디지탈 신호처리 프로세서
CA2139972A1 (en) Data converting device
DE3473667D1 (en) Pattern matching system
EP0495217A3 (en) Sequential memory
KR910020720A (ko) 랜덤 액세스 메모리내의 행 캐쉬용장치
GB9609144D0 (en) Data check method and system
WO1998002886A3 (en) Memory with fast decoding
KR920007187A (ko) 반도체 기억장치
KR950001477A (ko) 기억 회로
GB8728926D0 (en) Raster scan display system with random access memory character generator
KR920018768A (ko) 고유의 버스트 검색 기능을 가진 데이타 저장 시스템
JPS57186868A (en) Static picture read-out system
US4164041A (en) Memory organization to distribute power dissipation and to allow single circuit pack memory growth
JPS6429952A (en) Memory access controller
Carpenter Diego Rodríguez de Almela," Cartas (" BL MS Egerton 1173"), ed. David Mackenzie (Book Review)
JPS63116231A (ja) 先入れ先読み記憶装置
WO1995022791A3 (en) Method and apparatus for single cycle cache access on double word boundary cross
JPS5621475A (en) Picture information memory unit
JPS6486272A (en) Indirect address system

Legal Events

Date Code Title Description
NUG Patent has lapsed