ES2064443T3 - Sistema de comunicacion pcm. - Google Patents

Sistema de comunicacion pcm.

Info

Publication number
ES2064443T3
ES2064443T3 ES89305772T ES89305772T ES2064443T3 ES 2064443 T3 ES2064443 T3 ES 2064443T3 ES 89305772 T ES89305772 T ES 89305772T ES 89305772 T ES89305772 T ES 89305772T ES 2064443 T3 ES2064443 T3 ES 2064443T3
Authority
ES
Spain
Prior art keywords
bits
sequences
sequence
sets
sequent
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES89305772T
Other languages
English (en)
Inventor
Allan David Berry
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GPT Ltd
Plessey Telecommunications Ltd
Original Assignee
GPT Ltd
Plessey Telecommunications Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by GPT Ltd, Plessey Telecommunications Ltd filed Critical GPT Ltd
Application granted granted Critical
Publication of ES2064443T3 publication Critical patent/ES2064443T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/04Distributors combined with modulators or demodulators
    • H04J3/047Distributors with transistors or integrated circuits
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/18Time-division multiplex systems using frequency compression and subsequent expansion of the individual signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Error Detection And Correction (AREA)
  • Train Traffic Observation, Control, And Security (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
  • Optical Communication System (AREA)
  • Radio Relay Systems (AREA)
  • Special Wing (AREA)
  • Preparation Of Compounds By Using Micro-Organisms (AREA)
  • Saccharide Compounds (AREA)
  • Transition And Organic Metals Composition Catalysts For Addition Polymerization (AREA)
  • Near-Field Transmission Systems (AREA)
  • Radar Systems Or Details Thereof (AREA)
  • Apparatus For Radiation Diagnosis (AREA)
  • Iron Core Of Rotating Electric Machines (AREA)

Abstract

EL INVENTO SE REFIERE A UN APARATO DE COMUNICACION DIGITAL PARA INTERCALAR MULTIPLES SECUENCIAS DE BITS DE LONGITUD PREDETERMINADA, A PARTIR DE VARIAS SEÑALES DE ENTRADA A LA MISMA VELOCIDAD, EN UNA SOLA CORRIENTE DE SALIDA DE DATOS A MAYOR VELOCIDAD. NORMALMENTE, LAS MULTIPLES SECUENCIAS DE BITS SERAN BYTES. EL APARAO CONSTA PARA CADA SEÑAL DE SALIDA (IN1-IN4) DE UN PRIMER CONJUNTO (10-13) DE ELEMTOS PARA ALMACENAR SECUENCIALMENTE EN SERIE CADA SECUENCIA MULTIPLE DE BITS DE UNA LONGITUD PREDETERMINADA, ESTANDO DICHOS CONJUNTOS (10-13) DISPUESTOS EN PARALELO, UN ELEMENTO PARA LEER EN PARALELO CADA UNA DE DICHAS SECUENCIAS DE BITS ALMACENADAS EN DICHOS CONJUNTOS DENTRO DE UNOS SEGUNDOS CONJUNTOS (90-93) DE ELEMENTOS DE ALMACENAMIENTO DE FORMA QUE LOS BITS DE DICHAS SECUENCIAS ALMACENADAS SON INTERCALADOS, Y UN ELEMENTO (20) PARA COMBINAR LA SALIDA DE SECUENCIAS DE DICHOS SEGUNDOS CONJUNTOS DE FORMA QUE LA CORRIENTE DE SALIDA DE DATOS CONTIENE DICHAS SECUENCIAS MULTIPLES DE BITS ORIGINALESINTERCALADAS PARA QUE EN LA CORRIENTE DE SALIDA FINAL UNA SECUENCIA DE BITS MULTIPLE PROCEDENTE DE UNA SEÑAL DE ENTRADA SEA SEPARADA DE LA SIGUIENTE SECUENCIA DE BITS MULTIPLE DE DICHA SEÑAL MEDIANTE UNAS SECUENCIAS MULTIPLES DE BITS DE CADA UNA DE LAS OTRAS SEÑALES DE ENTRADA.
ES89305772T 1988-06-20 1989-06-07 Sistema de comunicacion pcm. Expired - Lifetime ES2064443T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB888814584A GB8814584D0 (en) 1988-06-20 1988-06-20 Pcm communication system

Publications (1)

Publication Number Publication Date
ES2064443T3 true ES2064443T3 (es) 1995-02-01

Family

ID=10638989

Family Applications (1)

Application Number Title Priority Date Filing Date
ES89305772T Expired - Lifetime ES2064443T3 (es) 1988-06-20 1989-06-07 Sistema de comunicacion pcm.

Country Status (13)

Country Link
US (1) US5072446A (es)
EP (1) EP0348074B1 (es)
JP (1) JPH0783332B2 (es)
CN (1) CN1020230C (es)
AT (1) ATE115344T1 (es)
CA (1) CA1323457C (es)
DE (1) DE68919760T2 (es)
DK (1) DK304889A (es)
ES (1) ES2064443T3 (es)
FI (1) FI97506C (es)
GB (2) GB8814584D0 (es)
GR (1) GR3015311T3 (es)
PT (1) PT90918B (es)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB8905533D0 (en) * 1989-03-10 1989-04-19 Plessey Telecomm Pcm communication system
US5555267A (en) * 1993-07-30 1996-09-10 Burke, Jr.; George E. Feedforward control system, method and control module
EP2131584A1 (en) * 2008-05-05 2009-12-09 Alpha Networks Inc. Interface converting circuit
JP6745129B2 (ja) * 2016-03-31 2020-08-26 ザインエレクトロニクス株式会社 信号多重化装置

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3995119A (en) * 1975-05-30 1976-11-30 Gte Automatic Electric Laboratories Incorporated Digital time-division multiplexing system
US4205200A (en) * 1977-10-04 1980-05-27 Ncr Corporation Digital communications system utilizing controllable field size
US4486880A (en) * 1982-12-09 1984-12-04 Motorola, Inc. Output multiplexer having one gate delay
US4593390A (en) * 1984-08-09 1986-06-03 Honeywell, Inc. Pipeline multiplexer
US4685101A (en) * 1984-12-20 1987-08-04 Siemens Aktiengesellschaft Digital multiplexer for PCM voice channels having a cross-connect capability
NL8501256A (nl) * 1985-05-03 1986-12-01 Philips Nv Geintegreerde electronische multiplex-schakeling en geintegreerde electronische schakeling met een dergelijke multiplex-schakeling.
US4924459A (en) * 1985-08-26 1990-05-08 At & T Bell Laboratories Digital transmission interconnect signal
US4881224A (en) * 1988-10-19 1989-11-14 General Datacomm, Inc. Framing algorithm for bit interleaved time division multiplexer
GB8905533D0 (en) * 1989-03-10 1989-04-19 Plessey Telecomm Pcm communication system

Also Published As

Publication number Publication date
DE68919760T2 (de) 1995-04-27
JPH02141139A (ja) 1990-05-30
FI892997A0 (fi) 1989-06-19
PT90918A (pt) 1989-12-29
GB2221125B (en) 1992-09-30
CN1020230C (zh) 1993-03-31
FI97506C (fi) 1996-12-27
DE68919760D1 (de) 1995-01-19
EP0348074A2 (en) 1989-12-27
EP0348074A3 (en) 1991-09-04
GR3015311T3 (en) 1995-06-30
CN1038735A (zh) 1990-01-10
PT90918B (pt) 1994-06-30
FI892997A (fi) 1989-12-21
GB2221125A (en) 1990-01-24
EP0348074B1 (en) 1994-12-07
JPH0783332B2 (ja) 1995-09-06
CA1323457C (en) 1993-10-19
AU619304B2 (en) 1992-01-23
ATE115344T1 (de) 1994-12-15
GB8814584D0 (en) 1988-07-27
FI97506B (fi) 1996-09-13
DK304889D0 (da) 1989-06-20
DK304889A (da) 1989-12-21
GB8913077D0 (en) 1989-07-26
US5072446A (en) 1991-12-10
AU3641989A (en) 1989-12-21

Similar Documents

Publication Publication Date Title
KR910006844A (ko) 다중 i/o 선택 메모리 모듈
KR880009521A (ko) 디지탈 메모리 시스템
US4903240A (en) Readout circuit and method for multiphase memory array
KR880011803A (ko) 메모리 장치
EP1376607A3 (en) Content addressable memory device and method of operating same
ES2064443T3 (es) Sistema de comunicacion pcm.
KR880000966A (ko) 메모리셀 블록의 선택적 동작이 가능한 반도체 메모리 장치
IE810170L (en) Switching digital data
KR960015230A (ko) 반도체 기억 장치
EP0208604A1 (fr) Procédé et dispositif de conversion de multitrame de canaux numériques en multitrame de paquets
TW336294B (en) Semiconductor memory device and access method for the same
KR930001229A (ko) 반도체 메모리 장치
SE9801738L (sv) Lågeffekträknare
FR2718590A1 (fr) Procédé de détection d'un motif dans une transmission série.
KR900002305A (ko) 반도체 기억장치
GB1510760A (en) Demultiplexers
ES2160126T3 (es) Sistema, metodo y modulo de control predictivo.
KR850008561A (ko) 반도체리드 온리 메모리(Read Only Memory)장치
ES2058469T3 (es) Sistema de procesamiento de datos con almacenamiento intermedio ciclico de datos, y medios de seleccion para seleccionar direcciones de memoria, adecuados para uso en dicho sistema.
AR241286A1 (es) Disposicion multiple de microprocesadores para dispositivos conmutadores telefonicos.
GB1243631A (en) Improvements in or relating to elastic encoder storage systems
SU1167752A1 (ru) Устройство дл формировани частотно-манипулированного сигнала
KR970004864A (ko) 병렬 입력/직렬 출력 장치 및 그 방법
KR930003623A (ko) 전화회선을 이용한 정보 제공장치
KR880013069A (ko) 직렬인터페이스형 prom 기입 장치

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 348074

Country of ref document: ES