ES2037268T3 - Sistema de conmutacion de multiplex temporales hibridos. - Google Patents
Sistema de conmutacion de multiplex temporales hibridos.Info
- Publication number
- ES2037268T3 ES2037268T3 ES198888460004T ES88460004T ES2037268T3 ES 2037268 T3 ES2037268 T3 ES 2037268T3 ES 198888460004 T ES198888460004 T ES 198888460004T ES 88460004 T ES88460004 T ES 88460004T ES 2037268 T3 ES2037268 T3 ES 2037268T3
- Authority
- ES
- Spain
- Prior art keywords
- memory
- package
- reading
- temporary
- discrimination
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/64—Hybrid switching systems
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Time-Division Multiplex Systems (AREA)
- Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
Abstract
CADA MULTIPLEXOR TEMPORAL HIBRIDO ENTRANTE Y SALIENTE ESTA FORMADO POR TRAMOS CUYOS INTERVALOS DE TIEMPO DE LONGITUD FIJA TRANSPORTAN CADA UNO UN BLOQUE DE PALABRAS FORMANDO SEA UN PAQUETE, SEA UNA VIA, SALVO EL PRIMER INTERVALO DE TIEMPO DE CADA TRAMO QUE CONTIENE UN BLOQUE DE SINCRONIZACION DEL TRAMO. LOS MULTIPLEXORES ESTAN APLICADOS A UN CONMUTADOR TEMPORAL DE PAQUETES QUE COMPRENDE LAS MATRICES DE ROTACION DE ENTRADA (MRE) Y DE SALIDA (MRS), UNA MEMORIA TAMPON DE VIAS (MV), UNA MEMORIA DE DISCRIMINACION PAQUETE/VIA (MCE), UNA MEMORIA DE CONVERSION DE ETIQUETA PARA LOS PAQUETES (MC), UN CONJUNTO DE FILAS DE MEMORIZACION DE DIRECCIONES DE PAQUETES (FS) EN LA MEMORIA TAMPON DE PAQUETES, UNA MEMORIA DE MANDO DE LECTURA (MCL) PARA LA LECTURA EN LA MEMORIA TAMPON DE VIAS, UNA BASE DE TIEMPOS (CT) Y UNA UNIDAD DE MANDO (UCC) CAPAZ DE MODIFICAR LOS CONTENIDOS DE LA MEMORIA DE TRADUCCION DE LA MEMORIA DE DISCRIMINACION Y DE LA MEMORIA DE MANDO DE LECTURA EN FUNCION DEL TRAFICO QUE CIRCULA.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR8702892A FR2611411B1 (fr) | 1987-02-27 | 1987-02-27 | Systeme de commutation de multiplex temporels hybrides |
Publications (1)
Publication Number | Publication Date |
---|---|
ES2037268T3 true ES2037268T3 (es) | 1993-06-16 |
Family
ID=9348567
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES198888460004T Expired - Lifetime ES2037268T3 (es) | 1987-02-27 | 1988-02-10 | Sistema de conmutacion de multiplex temporales hibridos. |
Country Status (7)
Country | Link |
---|---|
US (1) | US4905225A (es) |
EP (1) | EP0284534B1 (es) |
JP (1) | JP2551451B2 (es) |
CA (1) | CA1288848C (es) |
DE (1) | DE3875993T2 (es) |
ES (1) | ES2037268T3 (es) |
FR (1) | FR2611411B1 (es) |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6330240B1 (en) | 1987-04-24 | 2001-12-11 | Hitachi, Ltd. | ATM cell switching system |
US5365519A (en) | 1991-03-05 | 1994-11-15 | Hitachi, Ltd. | ATM switch1ng system connectable to I/O links having different transmission rates |
US4910731A (en) * | 1987-07-15 | 1990-03-20 | Hitachi, Ltd. | Switching system and method of construction thereof |
USRE36751E (en) * | 1987-07-15 | 2000-06-27 | Hitachi, Ltd. | ATM switching system connectable to I/O links having different transmission rates |
FR2618624B1 (fr) * | 1987-07-24 | 1992-04-30 | Michel Servel | Systeme de commutation de multiplex temporels hybrides a memoire tampon optimisee |
JPH01228350A (ja) * | 1988-03-09 | 1989-09-12 | Fujitsu Ltd | パケット交換機 |
JPH01228351A (ja) * | 1988-03-09 | 1989-09-12 | Fujitsu Ltd | パケット交換機 |
US5233603A (en) * | 1988-04-21 | 1993-08-03 | Nec Corporation | Packet switch suitable for integrated circuit implementation |
FR2660818B1 (fr) * | 1990-04-06 | 1992-06-19 | France Telecom | Relais-commutateur de trames pour reseau numerique asynchrone. |
JP2909165B2 (ja) * | 1990-07-27 | 1999-06-23 | 株式会社東芝 | 広帯域通信網、エンドユーザ端末、通信網、広帯域通信ノード、通信ノード、インターフェースアダプタ、マルチポイント接続インターフェース、マルチポイント接続制御装置及びアクセスユニット |
US6985487B1 (en) | 1990-07-27 | 2006-01-10 | Kabushiki Kaisha Toshiba | Broadband switching networks |
FR2665462B1 (fr) * | 1990-08-02 | 1997-08-29 | Centre Nat Rech Scient | Procede de cristallisation en presence de champ magnetique. |
FR2674084B1 (fr) * | 1991-03-13 | 1993-12-24 | Michel Servel | Dispositif de declenchement de temporisations multiples. |
US5168492A (en) * | 1991-04-11 | 1992-12-01 | Northern Telecom Limited | Rotating-access ATM-STM packet switch |
SE468734B (sv) * | 1991-07-04 | 1993-03-08 | Ericsson Telefon Ab L M | Saett att i ramar packa kontinuerlig datainformation tillsammans med data i paketform och anvaendning av saett vid dataoeverfoering paa transmissionssystem |
US5640399A (en) * | 1993-10-20 | 1997-06-17 | Lsi Logic Corporation | Single chip network router |
US6876678B1 (en) * | 1999-02-04 | 2005-04-05 | Cisco Technology, Inc. | Time division multiplexing method and apparatus for asynchronous data stream |
US7106728B1 (en) | 2000-05-01 | 2006-09-12 | Industrial Technology Research Institute | Switching by multistage interconnection of concentrators |
US6587887B1 (en) * | 2000-06-13 | 2003-07-01 | Brent Kovar | Digital data transmission utilizing vector coordinates within a hyperbola model |
US6591285B1 (en) | 2000-06-16 | 2003-07-08 | Shuo-Yen Robert Li | Running-sum adder networks determined by recursive construction of multi-stage networks |
US7609695B2 (en) * | 2001-06-15 | 2009-10-27 | Industrial Technology Research Institute | Optimizing switching element for minimal latency |
US7103059B2 (en) * | 2001-06-15 | 2006-09-05 | Industrial Technology Research Institute | Scalable 2-stage interconnections |
CA2457971A1 (en) * | 2003-02-20 | 2004-08-20 | Nortel Networks Limited | Circulating switch |
US7602771B1 (en) | 2004-12-30 | 2009-10-13 | Nortel Networks Limited | Two-dimensional circulating switch |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS585541B2 (ja) * | 1978-05-08 | 1983-01-31 | 富士通株式会社 | パケット伝送方式 |
FR2500704A1 (fr) * | 1981-02-20 | 1982-08-27 | Devault Michel | Commutateur temporel asynchrone pour reseau numerique a integration des services |
US4539676A (en) * | 1982-05-03 | 1985-09-03 | At&T Bell Laboratories | Bulk/interactive data switching system |
FR2535135B1 (fr) * | 1982-10-21 | 1988-03-25 | Servel Michel | Systeme de synchronisation de multiplex numeriques de paquets |
FR2538976A1 (fr) * | 1982-12-29 | 1984-07-06 | Servel Michel | Systeme de commutation de paquets synchrones de longueur fixe |
US4651318A (en) * | 1984-11-30 | 1987-03-17 | At&T Bell Laboratories | Self-routing packets with stage address identifying fields |
US4630260A (en) * | 1985-06-27 | 1986-12-16 | At&T Bell Laboratories | Self-routing multipath packet switching network with sequential delivery of packets |
-
1987
- 1987-02-27 FR FR8702892A patent/FR2611411B1/fr not_active Expired
-
1988
- 1988-02-08 US US07/153,248 patent/US4905225A/en not_active Expired - Lifetime
- 1988-02-10 DE DE8888460004T patent/DE3875993T2/de not_active Expired - Fee Related
- 1988-02-10 ES ES198888460004T patent/ES2037268T3/es not_active Expired - Lifetime
- 1988-02-10 EP EP88460004A patent/EP0284534B1/fr not_active Expired - Lifetime
- 1988-02-26 CA CA000559981A patent/CA1288848C/en not_active Expired
- 1988-02-27 JP JP4334388A patent/JP2551451B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JPS6477249A (en) | 1989-03-23 |
FR2611411B1 (fr) | 1989-04-21 |
CA1288848C (en) | 1991-09-10 |
EP0284534A1 (fr) | 1988-09-28 |
US4905225A (en) | 1990-02-27 |
FR2611411A1 (fr) | 1988-09-02 |
DE3875993D1 (de) | 1992-12-24 |
EP0284534B1 (fr) | 1992-11-19 |
JP2551451B2 (ja) | 1996-11-06 |
DE3875993T2 (de) | 1993-04-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES2037268T3 (es) | Sistema de conmutacion de multiplex temporales hibridos. | |
MX171923B (es) | Aparato y metodo para un sistema de procesamiento de datos que tiene una relacion de igualdad entre una pluralidad de unidades centrales de procesamiento | |
ES2077745T3 (es) | Sistema de memorizacion temporal de informacion que comprende una memoria tampon que registra datos estructurados en bloques de datos de longitud fija o variable. | |
ATE163113T1 (de) | Programmierbares logisches feld | |
ES2088944T3 (es) | Procedimiento para restablecer la secuencia de celulas originales, en particular para un conmutador atm, asi como una unidad de salida para dicho conmutador. | |
MX9306994A (es) | Sistema de control de flujo para interruptores de paquete. | |
ES2031625T3 (es) | Sistema y metodo de control de flujos de paquetes. | |
AR247461A1 (es) | Un sistema de radiocomunicaciones y un aparato de radio de doble via digitales | |
ES2176728T3 (es) | Aparatoy metodo para proporcionar un retraso programable. | |
ES2095466T3 (es) | Sistemas de transaccion. | |
DE3886114T2 (de) | Halbleiterspeichergerät mit redundanter Speicherzellenmatrix. | |
ES2075058T3 (es) | Arquitectura de conmutador fotonico que utiliza multiplexion por division de codigos y de longitud de onda. | |
ES2081398T3 (es) | Sistema de control de vehiculos para via con bifurcaciones. | |
DE69113998T2 (de) | Kühlanlage für wasser in flaschen. | |
KR880003192A (ko) | 집적 회로칩의 온라인 검사 및 재구성 장치 | |
KR940022848A (ko) | 반도체 메모리 | |
KR960019313A (ko) | 반도체 메모리 장치 | |
YU46744B (sh) | .mreža za komutaciju poruka između više procesorskih jedinica | |
MX174013B (es) | Sistema de comunicacion y elemento de conmutacion utilizado en el mismo | |
KR930008849A (ko) | 듀얼-포트메모리 | |
ES2064364T3 (es) | Sistema de control de la prioridad de acceso para memoria principal para un ordenador. | |
KR880004476A (ko) | 어드레스 멀티플렉싱을 채용한 메모리 장치 | |
GB2261131A (en) | Transmission arbitration in SLM crossbar switch | |
ES2143303T3 (es) | Procedimiento y dispositivo para la transmision de datos especificos del sistema en un sistema microprocesador sincrono. | |
ES2091792T3 (es) | Mejora de la fiabilidad de un sistema de conmutacion. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FG2A | Definitive protection |
Ref document number: 284534 Country of ref document: ES |