EP4031487A1 - Composant permettant de lire les états de bits quantiques dans des points quantiques - Google Patents

Composant permettant de lire les états de bits quantiques dans des points quantiques

Info

Publication number
EP4031487A1
EP4031487A1 EP20792278.2A EP20792278A EP4031487A1 EP 4031487 A1 EP4031487 A1 EP 4031487A1 EP 20792278 A EP20792278 A EP 20792278A EP 4031487 A1 EP4031487 A1 EP 4031487A1
Authority
EP
European Patent Office
Prior art keywords
potential well
electronic component
quantum dot
quantum
gate electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
EP20792278.2A
Other languages
German (de)
English (en)
Inventor
Matthias KÜNNE
Hendrik BLUHM
Lars SCHREIBER
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Forschungszentrum Juelich GmbH
Rheinisch Westlische Technische Hochschuke RWTH
Original Assignee
Forschungszentrum Juelich GmbH
Rheinisch Westlische Technische Hochschuke RWTH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Forschungszentrum Juelich GmbH, Rheinisch Westlische Technische Hochschuke RWTH filed Critical Forschungszentrum Juelich GmbH
Publication of EP4031487A1 publication Critical patent/EP4031487A1/fr
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N10/00—Quantum computing, i.e. information processing based on quantum-mechanical phenomena
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N10/00—Quantum computing, i.e. information processing based on quantum-mechanical phenomena
    • G06N10/40—Physical realisations or architectures of quantum processors or components for manipulating qubits, e.g. qubit coupling or qubit control
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/201—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys
    • H01L29/205—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys in different semiconductor regions, e.g. heterojunctions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401—Multistep manufacturing processes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66977—Quantum effect devices, e.g. using quantum reflection, diffraction or interference effects, i.e. Bragg- or Aharonov-Bohm effects
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/7613—Single electron transistors; Coulomb blockade devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/92—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of superconductive devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N60/00—Superconducting devices
    • H10N60/10—Junction-based devices
    • H10N60/11—Single-electron tunnelling devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N60/00—Superconducting devices
    • H10N60/10—Junction-based devices
    • H10N60/128—Junction-based devices having three or more electrodes, e.g. transistor-like structures
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N69/00—Integrated devices, or assemblies of multiple devices, comprising at least one superconducting element covered by group H10N60/00
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/40—Bus coupling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/762—Charge transfer devices

Definitions

  • the invention relates to an electronic component for reading out the quantum state of a qubit in a quantum dot, which is formed by a semiconductor component or a semiconductor-like structure with gate electrode arrangements, comprising a) a substrate with a two-dimensional electron gas or electron hole gas; b) electrical contacts for connecting the gate electrode assemblies to voltage sources; c) gate electrode arrangements with gate electrodes, which are arranged on a surface of the electronic component for generating potential wells in the substrate; d) the gate electrodes of the gate electrode arrangements have parallel electrode fingers, i. in a first gate electrode arrangement, the electrode fingers are periodically interconnected alternately, which one causes the potential well to move almost continuously through the substrate, a first quantum dot being translated with this potential well, and ii. the electrode fingers of a second gate electrode arrangement form a static potential well in which a charge carrier with a known quantum mechanical state is provided.
  • the invention also relates to a method for such an electronic component.
  • These semiconductor components often consist of doped silicon elements in order to realize the circuits.
  • transistor circuits can be arranged in such semiconductor components and linked to form a logic circuit.
  • these semiconductor components can now be produced with ever more extreme compactness.
  • This compactness has reached its physical limits.
  • Both the density of the circuits and the temperature often lead to problems in such semiconductor components.
  • optimizations can be achieved through several layer models, higher switching clocks or the choice of semiconductor material.
  • the computing power is often insufficient for many applications, such as in cryptographic technology or when calculating weather or climate models, due to the enormous amount of data.
  • models for so-called quantum computers have long been known.
  • a quantum mechanical system with two states as the smallest unit for storing information is referred to as a “qubit”.
  • a qubit is defined, for example, by the quantum mechanical state spin “up” and spin “down”.
  • a semiconductor heterostructure serves as the substrate.
  • the semiconductor heterostructure contains a two-dimensional electron gas (2DEG).
  • Semiconductor heterostructures are monocrystalline layers of semiconductors with different compositions grown on top of one another. These layer structures provide numerous technically relevant quantization effects with regard to their electronic and optical properties. They are therefore particularly suitable for the production of microelectronic components.
  • the currently most important combination of materials for the production of semiconductor heterostructures is the GaAs / AlGaAs system.
  • Semiconductor heterostructures form so-called quantum films at the interfaces between different materials. These arise in particular because of the different energy ratios in the two materials.
  • the predetermined energy distribution has the consequence that charge carriers from the environment collect in the quantum film. There they are largely restricted in their freedom of movement to the layer and form the two-dimensional electron gas (2DEG).
  • a nanoscopic material structure is called a quantum dot.
  • Semiconductor materials are particularly suitable for this.
  • Charge carriers, both electrons and holes, are so limited in their mobility in a quantum dot that their energy can no longer assume continuous, but only discrete values.
  • Using nanoscale gate electrodes (so-called gates), that are applied to the surface of the component the potential landscape within the two-dimensional electron gas (2DEG) is shaped in such a way that individual electrons can be captured in the quantum dots.
  • 2DEG two-dimensional electron gas
  • electronic states can be split up in terms of their spin state (Zeeman effect) and thus addressed separately.
  • the spin of these electrons then serves as a basis for eigenstates to form a logical qubit.
  • due to quantum mechanical effects superimposed states of these two eigenstates can also be realized.
  • a quantum dot device which comprises at least three conductive layers and at least two insulating layers.
  • the three conductive layers are electrically isolated from one another. It is described there that a conductive layer consists of a different material than the other two conductive layers.
  • the conductive layers can for example consist entirely and / or partially of aluminum, gold, copper or polysilicon.
  • the insulating layers consist, for example, of silicon oxide, silicon nitride and / or aluminum oxide. The connections between the conductive layers and the insulating layers have the effect, among other things, that individual electrons are channeled through quantum dots of the device using voltage pulses.
  • quantum dot device an electron is quasi trapped in a potential well. Through quantum mechanical tunneling, an electron is moved from quantum dot to quantum dot. This can lead to inaccuracies or falsifications of the information content about the quantum mechanical state when an electron moves over longer distances.
  • WO 2017/020095 A1 discloses a scalable architecture for a processing device for performing quantum processing.
  • the architecture is based on an all-silicon CMOS manufacturing technology.
  • Transistor-based control circuits are used in conjunction with floating gates to drive a two-dimensional array of qubits.
  • the qubits are defined by the spin states of a single electron that is enclosed in a quantum dot.
  • a higher level is described here, ie how individual qubits can be controlled electrically, for example via transistors etc., including qubit operation and readout.
  • a “scalable architecture” is spoken of, but the array shown does not allow any real scaling, ie, among other things, integration of cryogenic electronics, since no space can be created between the qubits.
  • US Pat. No. 8,164,082 B2 describes a spin bus quantum computer architecture which comprises a spin bus which consists of several strongly coupled qubits which are always based on qubits and which define a chain of spin qubits. A large number of information-carrying qubits are arranged next to a qubit of the spin bus. Electrodes are formed around the information-carrying qubits and the spinbus qubits to enable control of the establishment and disruption of the coupling between qubits to enable control of the establishment and disruption of the coupling between each information-bearing qubit and the adjacent spinbus qubit.
  • the spin-bus architecture enables qubits to be coupled quickly and reliably over long distances.
  • EP 3 016 035 B1 describes a processing device and method for operating it, in particular, but not exclusively, the invention relates to a quantum processing device which can be controlled in order to carry out adiabatic quantum calculations.
  • a quantum processor has the following features: a plurality of qubit elements and a control structure which has a plurality of control components, each control component being arranged to control a plurality of qubit elements.
  • the tax structure is controllable to take a quantum computation Use of the qubit elements to carry out, wherein a quantum state of the qubit elements is encoded in the nuclear or electron spin of one or more donor atoms.
  • the donor atoms are arranged in a plane that is embedded in a semiconductor structure.
  • a first set of donor atoms is arranged to encode quantum information related to quantum computation.
  • a second set of donor atoms is arranged to enable electromagnetic coupling between one or more of the first set of donor atoms.
  • the donor atoms of the first set are arranged in a two-dimensional matrix arrangement.
  • the plurality of control members include a first set of elongate control members disposed in a first plane above the plane containing the donor atoms.
  • a second set of elongate control members are provided which are located in a second level below the level containing the donor atoms.
  • the qubits must be coupled over distances of at least a few micrometers, in particular to create space for local control electronics. Structures and structural elements must be provided that enable a quantum dot to be transported to various destinations in order to be able to set up logic circuits.
  • One or two-dimensional arrays were built from separate quantum dots through which electrons can then be transported. Due to the very large number of gate electrodes required and the voltages to be set with them, a coupling over several micrometers cannot be implemented without considerable effort or even not at all by means of this approach.
  • the object of the invention is therefore to eliminate the disadvantages of the prior art and to create an electronic component which allows logic circuits to be implemented with quantum dots, the quantum mechanical state being determined.
  • the object is achieved in that in an electronic component for reading out the quantum state of a quantum dot of the type mentioned above, in which e) a sensor element for detecting changes in the charge is provided, which detects the charge in the static potential well, the first quantum dot is translated to the second quantum dot.
  • the object is also achieved by a method for such an electronic component with the following method steps: a) introducing a first quantum dot into the static potential well; b) initialization of the charge of the first quantum dot; c) detecting the charge of the first quantum dot by means of the sensor element; d) introducing a qubit of the second quantum dot into the movable potential well; e) bringing the movable potential well up to the static potential well; f) detecting the charge by means of the sensor element in the static potential well; g) Checking the change in charge in the static potential well.
  • the invention is fundamentally based on the physical Pauli principle that an electronic level can never be filled with electrons with the same spin.
  • a static potential well is generated on the one hand and a movable potential well on the other hand.
  • a quantum dot is introduced into the static potential well, the quantum mechanical state of which is known at one level - the spin of an electron.
  • the movable potential well By means of the movable potential well, another quantum point is brought up to the static potential well at the same level. If the quantum mechanical states are different, the level is now filled. In this case, the sensor element detects a changed charge at this level. If the quantum mechanical states of the quantum dots are the same, then the level cannot absorb another quantum dot. The quantum mechanical state does not change at this level. This makes it possible to determine which quantum mechanical state the introduced quantum dot has.
  • the quantum dot In order to bring the quantum dot with the movable potential well to the static potential well, the quantum dot must be able to be translated through the substrate over a longer distance without the quantum mechanical state changing.
  • the quantum dot is quasi trapped in the potential well, which is generated in a suitable manner by the gate electrode arrangement.
  • the potential well then moves continuously and directed through the substrate and takes the quantum dot with its quantum mechanical state with it over the distance.
  • the electrode fingers of the gate electrodes are connected accordingly.
  • a magnetic field generator for generating a gradient magnetic field provided for initializing the quantum mechanical state of the quantum dot of the static potential well.
  • a gradient magnetic field or an oscillating magnetic field can be generated with a micro-magnet, for example. These magnetic fields move the quantum dot into a desired quantum mechanical state. This allows the electronic component to be initialized so that it can then interact with the introduced quantum dot at the same level.
  • a second gate electrode arrangement comprises two gate electrodes which together form a static double potential well, each of the static potential wells having a quantum dot with different quantum mechanical states.
  • the potential wells are each occupied with known quantum mechanical states - in the case of electrons, they are spins.
  • the charge carrier exchanges one of the quantum dots, which are held in the double potential well, with the charge carrier of the moving quantum dot.
  • the moving quantum dot always receives a defined quantum mechanical state, since the quantum mechanical states of the quantum dots in the double potential well are known.
  • the sensor element can now use the static double potential well to check whether there has been a charge change. From this it can be concluded what kind of quantum mechanical state the introduced quantum dot had.
  • a gate electrode arrangement consists of two parallel gate electrodes which form a channel-like structure. This measure serves to ensure that the potential well can only move on a certain path in the substrate.
  • the substrate contains gallium arsenide (GaAs) and / or silicon germanium (SiGe). These materials are able to generate a two-dimensional electron gas in which quantum dots can be generated, held and moved. With gallium arsenide the quantum dots are occupied with electrons. In the case of silicon germanium, the quantum dots are filled with holes that are missing an electron.
  • GaAs gallium arsenide
  • SiGe silicon germanium
  • a further preferred embodiment of the electronic component can be achieved in that the respectively interconnected gate electrodes for the moving potential well can be periodically and / or out of phase with voltage. This measure enables the potential well to be guided continuously through the substrate. A quantum dot located in the potential well can thus be translated with the potential well through the substrate. In doing so, it does not lose its original quantum mechanical state.
  • a preferred embodiment of the electronic component consists in that in each case at least every third electrode finger of a gate electrode is connected together for the movable potential well. This is to ensure that the potential well is always guaranteed over at least one period over which the potential well is moved. This is the only way to enable continuous movement of the potential well with the quantum dot. In principle, other combinations are also possible when interconnecting gate electrodes, as long as the potential well can be moved with the quantum dot.
  • an advantageous embodiment for the method according to the invention for an electronic component results from the fact that in each case at least every third gate electrode is connected together and a voltage is periodically applied.
  • connection means are provided for connecting to a qubit of a quantum computer.
  • Translating the states of quantum dots over a greater distance is particularly suitable for quantum computers.
  • the electronic component must therefore have contact options in order to interconnect at least two qubits in order to transfer the quantum states of the quantum dots from one qubit to the other qubit.
  • FIG. 1 shows, in a schematic plan view, the electronic component for reading out the quantum state of a quantum dot with a static potential well.
  • FIG. 2 shows in a schematic basic sketch the sequence of an electronic component according to the invention for reading out the quantum state of a quantum dot with a static potential well.
  • 3 shows, in a schematic plan view, the electronic component for reading out the quantum state of a quantum dot with a static double potential well.
  • 4 shows, in a schematic principle sketch, the sequence of an electronic component according to the invention for reading out the quantum state of a quantum dot with a static double potential well.
  • FIG. 1 shows a first exemplary embodiment for an electronic component 10 according to the invention, which is formed from a semiconductor heterostructure.
  • the structures of the component are preferably in a nanoscale dimension.
  • Undoped silicon germanium (SiGe) is used as substrate 12 for electronic component 10.
  • the electronic component 10 is designed in such a way that it contains a two-dimensional electron gas (2DEG).
  • Gate electrode assemblies 16, 18 are provided on a surface 14 of the substrate 12.
  • the gate electrode arrangement 16 has two gate electrodes 20, 22.
  • the individual gate electrodes 20, 22 are electrically isolated from one another by means of insulating layers 24 in a suitable manner.
  • the gate electrode arrangements 16, 18 are provided in layers, the insulating layer 24 being provided between each gate electrode 20, 22.
  • the gate electrodes 20, 22 further comprise electrode fingers 26, 28 which are arranged parallel to one another on the surface 14 of the substrate 12.
  • the gate electrode arrangements 16, 18 are supplied with a suitable voltage via electrical connections. By suitably applying sinusoidal voltages to the gate electrodes 20, 22 of the gate electrode arrangements 16, a potential well is generated in the substrate 12. A quantum dot or charge carrier trapped in this potential well can thus be translated through the substrate. The potential well is translated longitudinally through the substrate by suitable control of the electrode fingers 26, 28 with sinusoidal voltages. The quantum dot or the charge carrier, which is quasi trapped in such a potential well, can be used with Translate this potential well over a longer distance in the two-dimensional electron gas of the substrate 12 made of SiGe without experiencing a quantum mechanical change of state.
  • the gate electrode arrangement 16 forms an area in which a quantum dot can be translated by means of a potential well.
  • the gate electrode arrangement 18 comprises barrier gate electrodes 30, 32 and a pump gate electrode 34, which can set a quantum dot or a charge carrier in motion or oscillation.
  • the pump gate electrode 34 is arranged between the barrier gate electrodes 30,32.
  • the gate electrodes 30, 32 and 34 are also each separated by an insulating layer 24.
  • a sensor element 36 for detecting changes in charge is connected to the barrier gate electrode arrangement.
  • the sensor element 36 detects the charge which is present in the static potential well.
  • the potential well is generated by the gate electrode arrangement 18.
  • FIG. 2 shows, in a schematic principle sketch, the sequence for reading out a quantum state of a qubit in a quantum dot 42.
  • the illustration shows a section into the electronic component 10, so that only the electrode fingers 26, 28, the barrier gate electrodes 30, 32 and the pump gate electrodes 34 are visible in section.
  • sequences from A to C of the courses of potential wells 46, 48 in the substrate 12 are shown for the purpose of explaining the function.
  • the electrode fingers 26, 28 of the gate electrode arrangement 16 form the movable potential well 46 through the substrate 12.
  • the movement of the quantum dot 42 in the potential well 46 takes place by suitable interconnection of the electrode fingers 26, 28 12 effect.
  • the electronic component 10 is based on the physical Pauli principle that an electronic level can never be occupied by electrons with the same spin.
  • the static potential well 48 is generated and, on the other hand, the movable potential well 46 by means of the gate electrodes 26, 28 Electron of spin - is known.
  • the quantum dot is aligned with the pump gate electrode 40, eg spin-up, as shown here.
  • the movable potential well 46 By means of the movable potential well 46, a further quantum dot 44 is brought up to the static potential well 48 at the same level.
  • Arrow 50 indicates the translation direction of the quantum dot 44 with the movable potential well 46. If the quantum mechanical states are different, the level is now filled. Filling can be done by tunneling, which is symbolized by arrow 52.
  • the sensor element 36 detects a changed charge at this level. If the quantum mechanical states of the quantum dots 42, 44 are the same, then the level cannot take up another charge carrier 58. The quantum mechanical state does not change at this level. It can thus be determined which quantum mechanical state the introduced quantum dot 42 has.
  • FIG. 3 shows a further exemplary embodiment for the electronic component 10 according to the invention, which is again formed from a semiconductor heterostructure.
  • the structures of the component are preferably in a nanoscale dimension.
  • Undoped silicon germanium (SiGe) is used as substrate 12 for electronic component 10.
  • the electronic component 10 is designed in such a way that it contains a two-dimensional electron gas (2DEG).
  • the gate electrode assemblies 16, 18 are provided on the surface 14 of the substrate 12.
  • the gate electrode arrangement 16 has two gate electrodes 20, 22.
  • the individual gate electrodes 20, 22 are suitably provided with insulating layers 24 electrically separated from each other.
  • gate electrode arrangements 16 are provided in layers, the insulating layer 24 being provided between each gate electrode 20, 22 of the gate electrode arrangement 16.
  • the gate electrodes 20, 22 furthermore include the electrode fingers 26, 28, which are arranged parallel to one another on the surface 14 of the substrate 12.
  • the gate electrode arrangements 16, 18 are supplied with a suitable voltage via electrical connections.
  • a movable potential well is generated in the substrate 12.
  • a quantum dot 42 or charge carrier trapped in this potential well can thus be translated through the substrate.
  • the potential well is translated longitudinally through the substrate by suitable control of the electrode fingers 26, 28 with sinusoidal voltages.
  • the quantum dot 42 which is quasi trapped in such a potential well, can be translated with this potential well over a longer distance in the two-dimensional electron gas of the substrate 12 made of SiGe without experiencing a quantum mechanical change in state.
  • the gate electrode arrangement 18 forms a static double potential well.
  • the gate electrode arrangement 18 comprises the barrier gate electrodes 30, 32, 38 and, in addition to the pump gate electrode 34, a further pump gate electrode 40, which can set a quantum dot or a charge carrier in motion or oscillation.
  • the pump gate electrodes 34, 40 are arranged alternately between the barrier gate electrodes 30, 32 and 38.
  • the sensor element 36 for detecting changes in charge connects to the barrier gate electrode arrangement 18.
  • the sensor element 36 detects the charge which is present in the static double potential well.
  • the double potential well is generated by the gate electrode arrangement 18.
  • 4 shows, in a schematic principle sketch, the sequence for reading out a quantum state of a qubit in the quantum dot 42.
  • the illustration shows a section into the electronic component 10, so that only the electrode fingers 26, 28, the barrier gate electrodes 30, 32, 38 and the pump gate electrodes 34, 40 are visible in section.
  • sequences from A to F of the courses from the potential wells 46, 64, 66 in the substrate 12 are shown for the purpose of explaining the function.
  • the electrode fingers 26, 28 of the gate electrode arrangement 16 form the movable potential wells 46 through the substrate 12.
  • the movement of the potential wells 46 takes place by suitable interconnection of the electrode fingers 26, 28.
  • the electrode fingers 26, 28 of the gate electrode arrangement 16 are interconnected periodically, which cause an almost continuous movement of the potential well 46 through the substrate 12.
  • the electronic component 10 is based on the physical Pauli principle that an electronic level can never be filled with electrons with the same spin.
  • a static double potential well 62 is generated and, on the other hand, the movable potential well 46.
  • a charge carrier 58 is introduced into a first potential well 64 of the static double potential well 62.
  • Two charge carriers 58 are split up with the pump gate electrodes 34, 40, for example with the aid of a gradient magnetic field.
  • a split-off charge carrier 60 tunnels into a second static potential well 66.
  • a further quantum dot 42 is brought up to the second static potential well 66 of the double potential well 62 at the same level.
  • Arrow 50 indicates the translation direction of the quantum dot 42 with the movable potential well 46.
  • the quantum dot 60 of the second static potential well 66 exchanges with the quantum dot 42 of the movable potential well 46.
  • the quantum mechanical state with the movable potential well 46 is known.
  • the quantum dot 42 tunnels, provided it has the same spin as the removed quantum dot 60, again into the first static potential well of the double potential well 62.
  • the sensor element 36 does not detect any change in charge. If the quantum mechanical states of the quantum dot 60 and 42 are different, then so a change in charge is detected.
  • the filling can be done by tunneling, which is symbolized by the arrow 52.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Ceramic Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Mathematical Analysis (AREA)
  • Computing Systems (AREA)
  • Software Systems (AREA)
  • Artificial Intelligence (AREA)
  • Computational Mathematics (AREA)
  • Data Mining & Analysis (AREA)
  • Evolutionary Computation (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Chemical & Material Sciences (AREA)
  • Nanotechnology (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

L'invention concerne un composant électronique (10) permettant de lire l'état quantique d'un bit quantique dans un point quantique (42), le composant étant formé par un composant semi-conducteur ou une structure de type semi-conducteur comportant des agencements d'électrodes de grille (16, 18). Le composant électronique contient un substrat (12) comprenant un gaz d'électrons bidimensionnel ou un gaz de trous. Des contacts électriques relient les agencements d'électrodes de grille (16, 18) à des sources de tension. Les agencements d'électrodes de grille (16, 18) comportent des électrodes de grille (20, 22, 30, 32, 34, 38, 40) qui sont disposées sur une surface (14) du composant électronique (10) afin de créer des puits potentiels (46, 48, 62, 64, 66) dans le substrat (12). L'invention concerne également un procédé associé à un composant électronique (10) de ce type.
EP20792278.2A 2019-09-20 2020-09-21 Composant permettant de lire les états de bits quantiques dans des points quantiques Pending EP4031487A1 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE102019125351 2019-09-20
DE102020115493 2020-06-10
PCT/DE2020/100809 WO2021052536A1 (fr) 2019-09-20 2020-09-21 Composant permettant de lire les états de bits quantiques dans des points quantiques

Publications (1)

Publication Number Publication Date
EP4031487A1 true EP4031487A1 (fr) 2022-07-27

Family

ID=72885323

Family Applications (5)

Application Number Title Priority Date Filing Date
EP20792280.8A Pending EP4031489A1 (fr) 2019-09-20 2020-09-21 Composant d'initialisation d'un point quantique
EP20793561.0A Pending EP4031491A1 (fr) 2019-09-20 2020-09-21 Composant électronique à structure pour interconnexions de qubits
EP20792278.2A Pending EP4031487A1 (fr) 2019-09-20 2020-09-21 Composant permettant de lire les états de bits quantiques dans des points quantiques
EP20792279.0A Pending EP4031488A1 (fr) 2019-09-20 2020-09-21 Zone de manipulation de qubits dans des boîtes quantiques
EP20792281.6A Pending EP4031490A1 (fr) 2019-09-20 2020-09-21 Composant de connexion d'une branche pour un mouvement d'électrons individuel

Family Applications Before (2)

Application Number Title Priority Date Filing Date
EP20792280.8A Pending EP4031489A1 (fr) 2019-09-20 2020-09-21 Composant d'initialisation d'un point quantique
EP20793561.0A Pending EP4031491A1 (fr) 2019-09-20 2020-09-21 Composant électronique à structure pour interconnexions de qubits

Family Applications After (2)

Application Number Title Priority Date Filing Date
EP20792279.0A Pending EP4031488A1 (fr) 2019-09-20 2020-09-21 Zone de manipulation de qubits dans des boîtes quantiques
EP20792281.6A Pending EP4031490A1 (fr) 2019-09-20 2020-09-21 Composant de connexion d'une branche pour un mouvement d'électrons individuel

Country Status (4)

Country Link
US (5) US11687473B2 (fr)
EP (5) EP4031489A1 (fr)
CN (5) CN114424344A (fr)
WO (5) WO2021052539A1 (fr)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2023117065A1 (fr) 2021-12-21 2023-06-29 Forschungszentrum Jülich GmbH Fonctionnement d'un élément de calcul quantique
WO2023117064A1 (fr) 2021-12-21 2023-06-29 Rheinisch-Westfälische Technische Hochschule (Rwth) Aachen Fonctionnement d'un élément de calcul quantique
WO2023117063A1 (fr) 2021-12-21 2023-06-29 Rheinisch-Westfälische Technische Hochschule (Rwth) Aachen Conception d'ordinateur quantique
WO2024179673A1 (fr) 2023-02-28 2024-09-06 Rheinisch-Westfälische Technische Hochschule (Rwth) Aachen Dispositif de manipulation de bits quantiques pour un ordinateur quantique à bits quantiques de rotation à semi-conducteur
WO2024179674A1 (fr) 2023-02-28 2024-09-06 Rheinisch-Westfälische Technische Hochschule (Rwth) Aachen Dispositif de connexion de bits quantiques pour un ordinateur quantique à qubit de spin à semi-conducteur
WO2024193789A1 (fr) * 2023-02-28 2024-09-26 Forschungszentrum Jülich GmbH Dispositif et procédé pour faire fonctionner un ordinateur quantique à qubit de spin à semi-conducteur
WO2024179671A1 (fr) 2023-02-28 2024-09-06 Forschungszentrum Jülich GmbH Procédé de fonctionnement d'un ordinateur quantique à bit quantique de spin à semi-conducteur
WO2024179672A1 (fr) 2023-02-28 2024-09-06 Forschungszentrum Jülich GmbH Procédé de fonctionnement d'un ordinateur quantique à bit quantique de spin à semi-conducteur
WO2024179675A1 (fr) 2023-02-28 2024-09-06 Rheinisch-Westfälische Technische Hochschule (Rwth) Aachen Dispositif de déplacement de bits quantiques pour un ordinateur quantique à qubit de spin à semi-conducteur

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5994458A (ja) * 1982-11-19 1984-05-31 Fujitsu Ltd 電荷転送装置
JPS5994458U (ja) 1982-12-17 1984-06-27 アルパイン株式会社 パ−ソナル無線機
US8164082B2 (en) 2005-09-30 2012-04-24 Wisconsin Alumni Research Foundation Spin-bus for information transfer in quantum computing
AU2007200501B2 (en) 2007-02-06 2011-11-17 Newsouth Innovations Pty Limited Error Corrected Quantum Computer
US7966549B2 (en) 2007-03-01 2011-06-21 Qucor Pty. Ltd. Error corrected quantum computer
EP2075745A1 (fr) 2007-12-28 2009-07-01 Hitachi Ltd. Dispositif de traitement d'informations quantiques
US8293628B2 (en) * 2009-05-28 2012-10-23 Technion Research & Development Foundation Ltd. Strain-controlled atomic layer epitaxy, quantum wells and superlattices prepared thereby and uses thereof
EP2560133A1 (fr) * 2011-08-17 2013-02-20 Hitachi, Ltd. Traitement d'informations quantiques
US9842921B2 (en) * 2013-03-14 2017-12-12 Wisconsin Alumni Research Foundation Direct tunnel barrier control gates in a two-dimensional electronic system
US9691033B2 (en) 2013-03-20 2017-06-27 Newsouth Innovations Pty Limited Quantum computing with acceptor-based qubits
ES2787623T3 (es) 2014-11-03 2020-10-16 Newsouth Innovations Pty Ltd Procesador cuántico
AU2016303798B2 (en) 2015-08-05 2022-01-06 Diraq Pty Ltd Advanced processing apparatus comprising a plurality of quantum processing elements
US10192976B2 (en) 2016-04-28 2019-01-29 The Trustees Of Princeton University Semiconductor quantum dot device and method for forming a scalable linear array of quantum dots
WO2017213651A1 (fr) * 2016-06-09 2017-12-14 Intel Corporation Dispositifs à points quantiques avec grilles supérieures
EP3300004A1 (fr) 2016-09-27 2018-03-28 Nederlandse Organisatie voor toegepast- natuurwetenschappelijk onderzoek TNO Procede d'execution d'un cycle de correction d'erreur quantique dans un ordinateur quantique
WO2018084878A1 (fr) * 2016-11-03 2018-05-11 Intel Corporation Dispositifs à points quantiques
US11038021B2 (en) 2017-06-24 2021-06-15 Intel Corporation Quantum dot devices
US10319896B2 (en) * 2017-06-29 2019-06-11 Intel Corporation Shielded interconnects
US10380496B2 (en) * 2018-03-19 2019-08-13 Intel Corporation Quantum computing assemblies
US10565515B2 (en) * 2018-06-20 2020-02-18 Intel Corporation Quantum circuit assemblies with triaxial cables
CN116759429A (zh) * 2018-09-05 2023-09-15 株式会社半导体能源研究所 显示装置、显示模块、电子设备及显示装置的制造方法
KR102030323B1 (ko) * 2018-11-23 2019-10-10 엘지디스플레이 주식회사 표시 장치 및 표시 장치의 제조 방법
US11171225B2 (en) 2018-12-05 2021-11-09 The Governing Council Of The University Of Toronto Monolithic qubit integrated circuits
DE102019202661A1 (de) 2019-02-27 2020-08-27 Forschungszentrum Jülich GmbH Verfahren und Vorrichtung für eine Qubit Fehlererkennung
US10756004B1 (en) * 2019-03-28 2020-08-25 Intel Corporation Quantum computing assemblies with through-hole dies
US20200388723A1 (en) * 2019-06-07 2020-12-10 Intel Corporation Micro light-emitting diode display having truncated nanopyramid structures
US11569482B2 (en) * 2019-08-23 2023-01-31 Beijing Boe Technology Development Co., Ltd. Display panel and manufacturing method thereof, display device
EP4075153A1 (fr) 2021-04-12 2022-10-19 Qdevil ApS Oscilloscope à basse température
US20230197833A1 (en) 2021-12-21 2023-06-22 Intel Corporation Nanoribbon-based quantum dot devices

Also Published As

Publication number Publication date
CN114424344A (zh) 2022-04-29
WO2021052536A1 (fr) 2021-03-25
US20220344565A1 (en) 2022-10-27
CN114402441A (zh) 2022-04-26
WO2021052539A1 (fr) 2021-03-25
CN114424345A (zh) 2022-04-29
US20220414516A1 (en) 2022-12-29
WO2021052538A1 (fr) 2021-03-25
CN114402440A (zh) 2022-04-26
EP4031489A1 (fr) 2022-07-27
EP4031488A1 (fr) 2022-07-27
CN114514618A (zh) 2022-05-17
WO2021052537A1 (fr) 2021-03-25
US11983126B2 (en) 2024-05-14
EP4031491A1 (fr) 2022-07-27
US11687473B2 (en) 2023-06-27
WO2021052541A1 (fr) 2021-03-25
US20220327072A1 (en) 2022-10-13
US12072819B2 (en) 2024-08-27
US20220335322A1 (en) 2022-10-20
US20230006669A1 (en) 2023-01-05
EP4031490A1 (fr) 2022-07-27

Similar Documents

Publication Publication Date Title
EP4031487A1 (fr) Composant permettant de lire les états de bits quantiques dans des points quantiques
WO2021052531A1 (fr) Composant à ensemble bande pour déplacement d'électrons individuels sur une distance plus importante
DE69034105T2 (de) Transistor mit schwebendem Gate und mehreren Steuergates
DE10250830B4 (de) Verfahren zum Herstellung eines Schaltkreis-Arrays
DE69229546T2 (de) Halbleiteranordnung
DE69421106T2 (de) Neuronales Netzwerk mit räumlich verteilter Arbeitsweise
DE60126310T2 (de) Punktkontaktarray, Not-Schaltung und elektronische Schaltung damit
DE112011103750B4 (de) Nichtflüchtiger Magnettunnelübergang-Transistor
DE69320712T2 (de) Verfahren zur Herstellung von Nano-Anordnungen und nach diesem Verfahren hergestellte Nano-Anordnungen
AT405109B (de) Ein-elektron speicherbauelement
DE112019001709T5 (de) Halbleitervorrichtung und multiply-accumulate-operations-vorrichtung
DE69228524T2 (de) Atomare Vorrichtungen und atomare logische Schaltungen
DE102018122529A1 (de) Halbleiterbauelement
DE69427617T2 (de) Im Nanometerbereich hergestellte Halbleiteranordnung
DE69324823T2 (de) Speicheranordnung
DE102020100777A1 (de) Analoge nichtflüchtige Speichervorrichtung unter Verwendung eines polyferroelektrischen Films mit zufälligen Polarisationsrichtungen
EP0810609A2 (fr) Dispositif de cellule de mémoires à électron unique
DE19858759C1 (de) Schaltungsanordnung mit mindestens einem nanoelektronischen Bauelement und Verfahren zu deren Herstellung
EP0664569A1 (fr) Dispositif microélectronique
DE112021005740T5 (de) Gemischt leitendes flüchtiges speicherelement zum beschleunigten beschreiben eines nichtflüchtigen memristiven bauelements
DE102013107074B4 (de) Magnetoresistive Tunnelübergangs-Vorrichtung, magnetischer Tunnelübergangs-Speicherarray und Verfahren zum Ausbilden einer magnetoresistiven Tunnelübergangs-Vorrichtung
DE2050720B2 (de) Elektrisch und optisch setzbares speicherelement
WO2022262934A1 (fr) Élément de bit quantique
DE102004031140B4 (de) MRAM-Speichervorrichtung
DE102014222185A1 (de) Quanteninterferenzbasierte Logikvorrichtungen, die einen Elektronen-Monochromator umfassen

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: UNKNOWN

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20220309

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)