EP3252751B1 - Afficheur - Google Patents

Afficheur Download PDF

Info

Publication number
EP3252751B1
EP3252751B1 EP17174078.0A EP17174078A EP3252751B1 EP 3252751 B1 EP3252751 B1 EP 3252751B1 EP 17174078 A EP17174078 A EP 17174078A EP 3252751 B1 EP3252751 B1 EP 3252751B1
Authority
EP
European Patent Office
Prior art keywords
scan
lines
signal
signals
pixel region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP17174078.0A
Other languages
German (de)
English (en)
Other versions
EP3252751A1 (fr
Inventor
Seung Kyu Lee
Tae Hoon Kwon
Min Ku Lee
Ji Hyun Ka
Jin Tae Jeong
Seung Ji CHA
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Display Co Ltd
Original Assignee
Samsung Display Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Display Co Ltd filed Critical Samsung Display Co Ltd
Publication of EP3252751A1 publication Critical patent/EP3252751A1/fr
Application granted granted Critical
Publication of EP3252751B1 publication Critical patent/EP3252751B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3266—Details of drivers for scan electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0439—Pixel structures
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243—Details of the generation of driving signals
    • G09G2310/0251—Precharge or discharge of pixel before applying new pixel voltage
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0262—The addressing of the pixel, in a display other than an active matrix LCD, involving the control of two or more scan electrodes or two or more data electrodes, e.g. pixel voltage dependent on signals of two data electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0286—Details of a shift registers arranged for use in a driving circuit
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/08—Details of timing specific for flat panels, other than clock recovery
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0223—Compensation for problems related to R-C delay and attenuation in electrodes of matrix panels, e.g. in gate electrodes or on-substrate video signal electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0233—Improving the luminance or brightness uniformity across the screen

Definitions

  • One or more embodiments of the invention described herein relate to a display device.
  • a variety of displays have been developed. Examples include liquid crystal displays and organic light emitting displays.
  • the pixels of these and other types of displays are connected to driving wiring lines for displaying an image.
  • the driving wiring lines may have different loads based on position. As a result, brightness deviation may occur among the pixels.
  • US 2016/005346 A1 discloses a display device that has a scan driver including a plurality of stages. A transistor having a "tuned" channel width is provided in each stage, so as to minimize the deviation between the output signals for the respective rows of the display.
  • EP3246691 also discloses a display device.
  • a display device includes the features of claim 1.
  • Optional features of the invention are set-out in claims 2 to 10.
  • an element When an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the another element or be indirectly connected or coupled to the another element with one or more intervening elements interposed therebetween.
  • an element when an element is referred to as "including” a component, this indicates that the element may further include another component instead of excluding another component unless there is different disclosure.
  • FIG. 1 illustrates an embodiment of a substrate 110 which may include pixel regions AA1 and AA2 and peripheral regions NA1 and NA2.
  • a plurality of pixels PXL1 and PXL2 are in the pixel regions AA1 and AA2 to display a predetermined image. Therefore, the pixel regions AA1 and AA2 may be referred to as display regions.
  • Elements (for example, wiring lines) for driving the pixels PXL1 and PXL2 may be in the peripheral regions NA1 and NA2. Since the pixels PXL1 and PXL2 are not in the peripheral regions NA1 and NA2, the peripheral regions NA1 and NA2 may be referred to as non-display regions. For example, the peripheral regions NA1 and NA2 may exist outside the pixel regions AA1 and AA2 and may surround at least parts of the pixel regions AA1 and AA2.
  • the pixel regions AA1 and AA2 may include a first pixel region AA1 and a second pixel region AA2 at one side of the first pixel region AA1.
  • the first pixel region AA1 may have a larger area than the second pixel region AA2.
  • the width W1 of the first pixel region AA1 may be greater than the width W2 of the second pixel region AA2.
  • the length L1 of the first pixel region AA1 may be greater than the length L2 of the second pixel region AA2.
  • the peripheral regions NA1 and NA2 may include a first peripheral region NA1 and a second peripheral region NA2.
  • the first peripheral region NA1 may be around the first pixel region AA1 and may surround at least part of the first pixel region AA1.
  • the second peripheral region NA2 may be around the second pixel region AA2 and surround part of the first pixel region AA1 and at least a part of second pixel region AA2.
  • the pixels PXL1 and PXL2 may include first pixels PXL1 and second pixels PXL2.
  • the first pixels PXL1 are in the first pixel region AA1 and the second pixels PXL2 may be in the second pixel region AA2.
  • the pixels PXL1 and PXL2 may emit light with predetermined brightness based on control signals output from one or more drivers.
  • each of the pixels PXL1 and PXL2 may include a light emitting device (for example, an organic light emitting diode (OLED)).
  • OLED organic light emitting diode
  • the same number of first pixels PXL1 may be in each horizontal line.
  • the same number of second pixels PXL2 may be in each horizontal line.
  • the width W1 of the first pixel region AA1 is greater than the width W2 of the second pixel region AA2, the number of first pixels PXL1 in the horizontal lines of the first pixel region AA1 may be greater than the number of second pixels PXL2 in the horizontal lines of the second pixel region AA2.
  • the substrate 110 may have various shapes so that the above-described pixel regions AA1 and AA2 and peripheral regions NA1 and NA2 may be set.
  • a protrusion may extend from an upper portion of the substrate 110 in one direction.
  • the second pixel region AA2 and the second peripheral region NA2 may be defined in the protrusion of the substrate 110.
  • the substrate 110 may be formed of an insulating material such as glass and resin.
  • the substrate 110 may be formed of a flexible material so as to be bent or curved and may has a single layer structure or a multilayer structure.
  • the substrate 110 may include at least one of polystyrene, polyvinyl alcohol, polymethyl methacrylate, polyethersulfone, polyacrylate, polyetherimide, polyethylene naphthalate, polyethylene terephthalate, polyphenylene sulfide, polyarylate, polyimide, polycarbonate, triacetate cellulose, or celluloseacetate propionate.
  • the substrate 110 may be formed of various materials such as fiber glass reinforced plastic (FRP).
  • FIG. 2 illustrates another embodiment of a substrate 111 which may include pixel regions AA1 and AA2 and peripheral regions NA1 and NA2.
  • the pixel regions AA1 and AA2 may include a first pixel region AA1 and a second pixel region AA2 positioned at one side of the first pixel region AA1.
  • the first pixel region AA1 may have a greater area than the second pixel region AA2.
  • the second pixel region AA2 may have a width that gradually reduces from one side adjacent to the first pixel region AA1 to the other side remote from the first pixel region AA1.
  • the width W2 of the other side of the second pixel region AA2 may be less than the width W1 of the first pixel region AA1.
  • the length L2 of the second pixel region AA2 may be less than the length L1 of first pixel region AA1.
  • the peripheral regions NA1 and NA2 may include a first peripheral region NA1 and a second peripheral region NA2.
  • the first peripheral region NA1 may be around the first pixel region AA1 and may surround at least part of the first pixel region AA1.
  • the second peripheral region NA2 may be around the second pixel region AA2 and at least part of the second pixel region AA2.
  • the pixels PXL1 and PXL2 may include first pixels PXL1 and second pixels PXL2.
  • the first pixels PXL1 are in the first pixel region AA1 and the second pixels PXL2 may be in the second pixel region AA2.
  • the same number of first pixels PXL1 may be in each horizontal line.
  • the number of second pixels PXL2 in each horizontal line may vary.
  • a greater number of second pixels PXL2 may be arranged in a horizontal line closer to the first pixel region AA1.
  • the second pixel region AA2 may be formed in an upper portion of the substrate 111. In another embodiment, the second pixel region AA2 may be formed in a lower portion of the substrate 111 or in both upper and lower portions of the substrate 111. In addition, the second pixel region AA2 may be connected to a part of an upper side of the first pixel region AA1.
  • FIG. 3 illustrates an embodiment of a display device 100 which includes the substrate of FIG. 1 .
  • the display device 100 may include the substrate 110, the first pixels PXL1, the second pixels PXL2, and a display driver 200.
  • the first pixels PXL1 are in the first pixel region AA1 and each of the first pixels PXL1 may be connected to a first scan line S1i, a first emission control line E1i, and a data line D.
  • the second pixels PXL2 are positioned in the second pixel region AA2 and each of the second pixels PXL2 may be connected to a second scan line S2i, a second emission control line E2i, and a data line D.
  • the data lines D connected to the second pixels PXL2 may extend from the data lines D connected to the first pixels PXL1.
  • i is a natural number and, for example, reference numeral S1i denotes an ith first scan line among first scan lines.
  • the display driver 200 may be connected to the substrate 110 through an additional element 120 such as a flexible printed circuit board (FPCB).
  • FPCB flexible printed circuit board
  • the display driver 200 may be connected to the substrate 110 by various methods such as a chip-on-glass method, a chip-on-plastic method, a tape carrier package method, or a chip-on-film method.
  • the display driver 200 may include drivers for controlling the pixels PXL1 and PXL2 to emit light.
  • the display driver 200 may include a scan driver for supplying scan signals to the ith first scan line S1i and the ith second scan line S2i.
  • the display driver 200 may include an emission control driver for supplying emission control signals to the ith first emission control line E1i and the ith second emission control line E2i.
  • a data driver for supplying data signals to the pixels PXL1 and PXL2 through the data lines D may be in the display driver 200.
  • the display driver 200 is separate from the substrate 110 and is connected to the substrate 110.
  • the entire display driver 200 or part of the display driver 200 may be directly mounted on the substrate 110 or may be in the first peripheral region NA1 and the second peripheral region NA2 of the substrate 110.
  • the drivers may be formed on the substrate 110 by the various methods such as the chip-on-glass method, the chip-on-plastic method, the tape carrier package method, or the chip-on-film method.
  • FIG. 4 illustrates another embodiment of a display device which may include the first pixels PXL1, the second pixels PXL2, and the display driver 200.
  • the display driver 200 may include a first scan driver 210, a first emission control driver 220, a second scan driver 213, a second emission control driver 223, a data driver 230, a signal delay unit 240, and a timing controller 250.
  • the first pixels PXL1 are in the first pixel region AA1 divided by first scan lines S11 through S1n, first emission control lines E11 through E1n, and data lines D1 through Dm.
  • the first pixels PXL1 receive data signals from the data lines D1 through Dm when scan signals are supplied from the first scan lines S11 through S1n.
  • the first pixels PXL1 that receive the data signals control the amount of current that flows from a first power source ELVDD to a second power source ELVSS via organic light emitting diodes (OLED).
  • OLED organic light emitting diodes
  • the second pixels PXL2 are in the second pixel region AA2 divided by second scan lines S21 through S2j, second emission control lines E21 through E2j, and data lines Dm-2 through Dm.
  • the second pixels PXL2 receive data signals from the data lines Dm-2 through Dm when scan signals are supplied from the second scan lines S21 through S2j.
  • the second pixels PXL2 that receive the data signals control the amount of current that flows from the first power source ELVDD to the second power source ELVSS via the OLEDs.
  • the first scan driver 210 supplies the scan signals to the first scan lines S11 through S1n based on a first gate control signal GCS1 from the timing controller 250. For example, the first scan driver 210 may sequentially supply the scan signals to the first scan lines S11 through S1n. When the scan signals are sequentially supplied to the first scan lines S11 through S1n, the first pixels PXL1 are sequentially selected in units of horizontal lines.
  • the second scan driver 213 supplies the scan signals to the second scan lines S21 through S2j based on the first gate control signal GCS1 from the timing controller 250. For example, the second scan driver 213 may sequentially supply the scan signals to the second scan lines S21 through S2j.
  • the second pixels PXL2 are sequentially selected in units of horizontal lines.
  • the second pixels PXL2 are sequentially selected in units of horizontal lines.
  • the first pixels PXL1 are sequentially selected in units of horizontal lines.
  • Loads of the first scan lines S11 through S1n may be different from loads of the second scan lines S21 through S2j.
  • the lengths of the first scan lines S1 through S1n may be greater than the lengths of the second scan lines S21 through S2j.
  • the number of second pixels PXL2 connected to one of the second scan lines S21 through S2j may be less than the number of first pixels PXL1 connected to one of the first scan lines S11 through S1n. Therefore, the loads of the first scan lines S11 through S1n may be greater than the loads of the second scan lines S21 through S2j.
  • a difference in time constant may be generated between the scan signals supplied to the first pixels PXL1 and the scan signals supplied to the second pixels PXL2.
  • the scan signals supplied to the first scan lines S11 through S1n have larger delay than the scan signals supplied to the second scan lines S21 through S2j.
  • time for which the data signals are written in the first pixels PXL1 selected by the scan signals supplied to the first scan lines S11 through S1n is less than time for which the data signals are written in the second pixels PXL2 selected by the scan signals supplied to the second scan lines S21 through S2j.
  • a brightness difference between the first pixels PXL1 and the second pixels PXL2 may be generated due to the difference in time constant between the scan signals.
  • the display driver 200 may further include the signal delay unit 240.
  • the signal delay unit 240 may delay the first gate control signal GCS1 output from the timing controller 250 and may transmit the delayed first gate control signal GCS1 to at least one of the scan drivers 210 and 213.
  • the signal delay unit 240 may delay the first gate control signal GCS1 by a predetermined time constant while the second scan driver 213 operates.
  • the signal delay unit 240 may delay clock signals (signals for shifting a start pulse for controlling timing of a first scan signal).
  • the signal delay unit 240 may transmit the first gate control signal GCS1 output from the timing controller 250 while the first scan driver 210 operates.
  • the difference in time constant between the scan signals caused by the difference in load between the first scan lines S11 through S1n and the second scan lines S21 through S2j, may be reduced by the signal delay unit 240 controlling the first gate control signal GCS1 for driving the first scan driver 210 and the second scan driver 213.
  • the first emission control driver 220 supplies emission control signals to the first emission control lines E11 through E1n based on a second gate control signal GCS2 from the timing controller 250. For example, the first emission control driver 220 may sequentially supply the emission control signals to the first emission control lines E11 through E1n.
  • the emission control signals control emission time of the first pixels PXL1.
  • the emission control signals may have greater widths than the scan signals.
  • the second emission control driver 223 supplies emission control signals to the second emission control lines E21 through E2j.
  • the second emission control driver 223 may sequentially supply the emission control signals to the second emission control lines E21 through E2j.
  • the emission control signals control emission time of the second pixels PXL2.
  • the emission control signals may have greater widths than the scan signals.
  • the emission control signals may have gate-off voltages (for example, high voltages) to turn off transistors in the pixels PXL1 and PXL2 and the scan signals may have gate-on voltages (for example, low voltages) to turn on the transistors in the pixels PXL1 and PXL2.
  • the data driver 230 supplies data signals to the data lines D1 through Dm based on a data control signal DCS.
  • the data signals supplied to the data lines D1 through Dm are supplied to pixels PXL1 and PXL2 selected by the scan signals.
  • the timing controller 250 supplies the gate control signals GCS1 and GCS2 generated based on timing signals supplied from an external source to the scan drivers 210 and 213 and the emission control drivers 220 and 223 through a first signal line SL1 and a second signal line SL2.
  • the timing controller 250 supplies the data control signal DCS to the data driver 230 through a third signal line SL3.
  • the timing controller 250 supplies a control signal LCS to a signal delay unit 240 through an operation control signal line SL10.
  • a start pulse and clock signals are in each of the gate control signals GCS1 and GCS2.
  • the start pulse controls timing of a first scan signal or a first emission control signal.
  • the clock signals are used to shift the start pulse.
  • a source start pulse and clock signals are in the data control signal DCS.
  • the source start pulse controls a sampling start point of time of data.
  • the clock signals are used to control a sampling operation.
  • FIG. 5 illustrates an embodiment of the first pixel of FIG. 4 , e.g., a pixel connected to the mth data line Dm and the ith first scan line S1i is illustrated.
  • the first pixel PXL1 includes an OLED, first through seventh transistors T1 through T7, and a storage capacitor Cst.
  • the OLED has an anode electrode connected to the first transistor T1 via the sixth transistor T6 and a cathode electrode connected to the second power source ELVSS.
  • the OLED emits light with a predetermined brightness corresponding to an amount of current supplied from the first transistor T1.
  • the first power source ELVDD may have a higher voltage than the second power source ELVSS so that a current may flow to the OLED.
  • the seventh transistor T7 is connected between an initializing power source Vint and the anode electrode of the OLED.
  • a gate electrode of the seventh transistor T7 is connected to the ith first scan line S1i.
  • the seventh transistor T7 is turned on when a scan signal is supplied to the ith first scan line S1i and supplies a voltage of the initializing power source Vint to the anode electrode of the OLED.
  • the initializing power source Vint may be set to have a lower voltage than a data signal.
  • the sixth transistor T6 is connected between the first transistor T1 and the OLED. A gate electrode of the sixth transistor T6 is connected to the ith first emission control line E1i. The sixth transistor T6 is turned off when an emission control signal is supplied to the ith first emission control line E1i and is turned on in the other case.
  • the fifth transistor T5 is connected between the first power source ELVDD and the first transistor T1.
  • a gate electrode of the fifth transistor T5 is connected to the ith first emission control line E1i.
  • the fifth transistor T5 is turned off when the emission control signal is supplied to the ith first emission control line E1i and is turned on in the other case.
  • the first transistor T1 (driving transistor) has a first electrode connected to the first power source ELVDD via the fifth transistor T5 and a second electrode connected to the anode electrode of the OLED via the sixth transistor T6. A gate electrode of the first transistor T1 is connected to a first node N1. The first transistor T1 controls an amount of current that flows from the first power source ELVDD to the second power source ELVSS via the OLED to correspond to a voltage of the first node N1.
  • the third transistor T3 is connected between the second electrode of the first transistor T1 and the first node N1.
  • a gate electrode of the third transistor T3 is connected to the ith first scan line S1i.
  • the third transistor T3 is turned on when the scan signal is supplied to the ith first scan line S1i and electrically connects the second electrode of the first transistor T1 and the first node N1. Therefore, when the third transistor T3 is turned on, the first transistor T1 is diode-connected.
  • the fourth transistor T4 is connected between the first node N1 and the initializing power source Vint.
  • a gate electrode of the fourth transistor T4 is connected to an (i-1)th first scan line S1i-1.
  • the fourth transistor T4 is turned on when the scan signal is supplied to the (i-1)th first scan line S1i-1 and supplies a voltage of the initializing power source Vint to the first node N1.
  • the second transistor T2 is connected between the mth data line Dm and the first electrode of the first transistor T1.
  • a gate electrode of the second transistor T2 is connected to the ith first scan line S1i.
  • the second transistor T2 is turned on when the scan signal is supplied to the ith first scan line S1i and electrically connects the mth data line Dm and the first electrode of the first transistor T1.
  • the storage capacitor Cst is connected between the first power source ELVDD and the first node N1.
  • the storage capacitor Cst stores the data signal and a voltage corresponding to a threshold voltage of the first transistor T1.
  • the second pixel PXL2 and a third pixel PXL3 may be implemented by the same circuit as the first pixel PXL1.
  • FIG. 6 illustrates an embodiment of scan stages and a signal delay unit that are connected to a first signal line.
  • the first scan driver 210, the second scan driver 213, and the signal delay unit 240 may be connected to the first signal line SL1.
  • the first signal line SL1 may supply the first gate control signal GCS1 to the first scan driver 210 and the second scan driver 213.
  • the first scan driver 210 may be connected to one end of each of the first scan lines S11 through S1n and may supply first scan signals to the first scan lines S11 through S1n.
  • the first scan driver 210 may include a plurality of scan stages SST11 through SST1n.
  • Each of the scan stages SST11 through SSTln of the first scan driver 210 is connected to the one end of each of the first scan lines S11 through S1n and the scan stages SST11 through SSTln may respectively supply the first scan signals to the first scan lines S11 through S1n.
  • the scan stages SST11 through SSTln may operate based on the first gate control signal GCS1 supplied through the first signal line SL1.
  • the scan stages SST11 through SSTln may be implemented by the same circuit.
  • the second scan driver 213 may be connected to one end of each of the second scan lines S21 through S2j and may supply second scan signals to the second scan lines S21 through S2j.
  • the second scan driver 213 may include a plurality of scan stages SST21 through SST2j. Each of the scan stages SST21 through SST2j of the second scan driver 213 is connected to one end of each of the second scan lines S21 through S2j and the scan stages SST21 through SST2j may supply the second scan signals to the second scan lines S21 through S2j.
  • the scan stages SST21 through SST2j may operate based on the first gate control signal GCS1 supplied through the first signal line SL1.
  • the scan stages SST21 through SST2j may be implemented by the same circuit.
  • the scan stages SST11 through SSTln of the first scan driver 210 and the scan stages SST21 through SST2j of the second scan driver 213 may be implemented by the same circuit.
  • the signal delay unit 240 may include signal delay elements (a first signal delay control capacitor CL1 and a first signal delay control resistor RL1) and a first signal delay control transistor TL1.
  • the first signal delay control capacitor CL1 has a first electrode connected to a ground and a second electrode connected to the first signal delay control resistor RL1.
  • the first signal delay control resistor RL1 has a first electrode connected to the second electrode of the first signal delay control capacitor CL1 and a second electrode connected to the first signal delay control transistor TL1.
  • the first signal delay control transistor TL1 has a first electrode connected to the second electrode of the first signal delay control resistor RL1 and a second electrode of the first signal delay control transistor TL1 may be connected to the first signal line SL1.
  • a gate electrode of the first signal delay control transistor TL1 may be connected to the operation control signal line SL10 of the signal delay unit 240.
  • the first signal delay control transistor TL1 may be turned on when the control signal LCS is supplied to the operation control signal line SL10 of the signal delay unit 240. In this case, the first gate control signal GCS1 may be delayed by a predetermined time constant ⁇ .
  • the time constant ⁇ may be set based on a resistance value of the first signal delay control resistor RL1 and a capacitance value of the first signal delay control capacitor CL1.
  • the first signal delay control transistor TL1 is turned on while the scan stages SST21 through SST2j of the second scan driver 213 operate (that is, in a period in which the second scan signals are output) and may be turned off while the scan stages SST11 through SSTln of the first scan driver 210 operate (that is, in a period in which the first scan signals are output).
  • the scan stages SST21 through SST2j of the second scan driver 213 may operate based on the first gate control signal GCS1 delayed by the time constant ⁇ . Therefore, the second scan signals output from the second scan lines S21 through S2j may be delayed based on the first gate control signal GCS1 delayed by the time constant ⁇ .
  • the capacitance value of the first signal delay control capacitor CL1 and the resistance value of the first signal delay control resistor RL1 may be set with reference to a difference in load between the first scan lines S11 through S1n and the second scan lines S21 through S2j.
  • FIG. 6 illustrates that the first signal delay control capacitor CL1, the first signal delay control resistor RL1, and the first signal delay control transistor TL1 are sequentially connected. That is, the order in which the first signal delay control capacitor CL1, the first signal delay control resistor RL1, and the first signal delay control transistor TL1 are connected may vary.
  • FIG. 6 illustrates that both the first signal delay control capacitor CL1 and the first signal delay control resistor RL1 are provided as the signal delay elements. In another embodiment, only one of the first signal delay control capacitor CL1 and the first signal delay control resistor RL1 may be provided as the signal delay element.
  • FIG. 7 illustrates an embodiment of a scan driver.
  • a start pulse SSP1 and clock signals CLK1 and CLK2 may be in the first gate control signal GCS1 operated by the scan drivers 210 and 213.
  • the first gate control signal GCS1 includes the plurality of clock signals CLK1 and CLK2
  • clock signal lines SL1a and SL1b that transmit the clock signals CLK1 and CLK2 may be connected to the signal delay unit 240.
  • the second scan driver 213 may include the plurality of scan stages SST21 through SST2j and the first scan stage SST11 of the first scan driver 210 is provided after the last scan stage SST2j of the second scan driver 213.
  • Each of the scan stages SST21 through SST2j and SST11 through SSTln is connected to one of the scan lines S21 through S2j and S11 through S1n and the scan stages SST21 through SST2j and SST11 through SSTln are driven based on the clock signals CLK1 and CLK2.
  • the scan stages SST21 through SST2j and SST11 through SSTln may be implemented by the same circuit.
  • Each of the scan stages SST21 through SST2j and SST11 through SSTln includes first through third input terminals 1001 through 1003 and an output terminal 1004.
  • the first input terminal 1001 of each of the scan stages SST21 through SST2j and SST11 through SSTln receives an output signal (that is, a scan signal) of a scan stage of a previous end or the start pulse SSP1.
  • the first input terminal 1001 of the first scan stage SST21 of the second scan driver 213 receives the start pulse SSP1 and the first input terminal 1001 of each of the remaining scan stages SST22 through SST2j and SST11 through SSTln receives an output signal of a scan stage of a previous end.
  • a second input terminal 1002 of an 1th (1 is an odd number or an even number) scan stage receives the first clock signal CLK1 and the third input terminal 1003 of the 1th scan stage receives the second clock signal CLK2.
  • a second input terminal 1002 of an (1+1)th scan stage receives the second clock signal CLK2 and the third input terminal 1003 of the (1+1)th scan stage receives the first clock signal CLK1.
  • the first clock signal CLK1 and the second clock signal CLK2 have the same period and phases of the first clock signal CLK1 and the second clock signal CLK2 do not overlap.
  • a period in which a scan signal is supplied to one scan line is referred to as a 1 horizontal period 1H
  • the clock signals CLK1 and CLK2 have periods of 2H and are supplied in different horizontal periods.
  • each of the scan stages SST21 through SST2j and SST11 through SSTln receives a first power source VDD and a second power source VSS.
  • the first power source VDD may have a gate-off voltage, for example, a high voltage.
  • the second power source VSS may have a gate-on voltage, for example, a low voltage.
  • the first signal delay control transistor TL1 of the signal delay unit 240 may be turned on so that the clock signals CLK1 and CLK2 delayed by the time constant ⁇ may be applied to the scan stages SST21 through SST2j of the second scan driver 213.
  • the first signal delay control transistor TL1 of the signal delay unit 240 may be turned off so that the clock signals CLK1 and CLK2 output by the timing controller 250 may be applied to the scan stages SST11 through SSTln of the first scan driver 210.
  • FIG. 8 illustrates an embodiment of a waveform diagram for a first gate control signal input to the scan stage of FIG. 7 and scan signals output from the scan stage of FIG. 7 .
  • the first clock signal CLK1 and the second clock signal CLK2 have periods of a 2 horizontal period (2H) and are supplied in different horizontal periods.
  • the second clock signal CLK2 may be shifted from the first clock signal CLK1 by a half period (that is, the 1 horizontal period).
  • the start pulse SSP1 supplied to the first input terminal 1001 is supplied in synchronization with the clock signal supplied to the second input terminal 1002, that is, the first clock signal CLK1.
  • a horizontal period in which the scan signals are supplied to the second scan lines S21 through S2j may be a first period T1 and a horizontal period in which the scan signals are output to the first scan lines S11 through S1n may be a second period T2.
  • the first signal delay control transistor TL1 of the signal delay unit 240 may be turned on so that the clock signals CLK1 and CLK2 delayed by the time constant ⁇ may be applied to the scan stages SST21 through SST2j.
  • falling edges and rising edges of the clock signals CLK1 and CLK2 may be inclined.
  • dotted lines illustrate clock signals generated by the timing controller 250 and solid lines illustrate clock signals input to the scan stages SST11 through SSTln and SST21 through SST2j.
  • the clock signals CLK1 and CLK2 are delayed in the first period T1.
  • Shapes of the second scan signals output from the second scan lines S21 through S2j may correspond to the clock signals CLK1 and CLK2. Therefore, in the first period T1, falling edges and rising edges of the second scan signals output from the second scan lines may be inclined.
  • waveforms illustrating the second scan signals of FIG. 8 dotted lines illustrate scan signals generated by the clock signals that are not delayed and solid lines illustrate scan signals generated by the delayed clock signals.
  • the first signal delay control transistor TL1 may be turned off, so that the clock signals CLK1 and CLK2 output by the timing controller 250 may be applied to the scan stages SST11 through SSTln of the first scan driver 210.
  • the falling edges and the rising edges of the clock signals CLK1 and CLK2 may be parallel.
  • the loads of the first scan lines S11 through S1n may be greater than the loads of the second scan lines S21 through S2j.
  • the clock signals CLK1 and CLK2 output by the timing controller 250 are applied to the scan stages SST11 through SSTln as they are, as illustrated in FIG. 8 , the first scan signals are delayed.
  • the second scan signals are also delayed by the signal delay unit 240 as much the first scan signals are delayed by the loads of the first scan lines S11 through S1n.
  • the brightness difference between the first pixel region AA1 and the second pixel region AA2 may be reduced.
  • FIG. 9 is a circuit diagram illustrating an embodiment of the scan stage of FIG. 7 .
  • the first scan stage SST21 and the second scan stage SST22 of the second scan driver are illustrated.
  • the first scan stage SST21 includes a first driver 1210, a second driver 1220 and an output unit (or a buffer) 1230.
  • the output unit 1230 controls a voltage supplied to an output terminal 1004 to correspond to voltages of the first node N1 and a second node N2.
  • the output unit 1230 includes a fifth transistor M5 and a sixth transistor M6.
  • the fifth transistor M5 is between the first power source VDD and the output terminal 1004 and a gate electrode thereof is connected to the first node N1.
  • the fifth transistor M5 controls connection between the first power source VDD and the output terminal 1004 based on the voltage applied to the first node N1.
  • the sixth transistor M6 is between the output terminal 1004 and the third input terminal 1003 and a gate electrode thereof is connected to the second node N2.
  • the sixth transistor M6 controls connection between the output terminal 1004 and the third input terminal 1003 based on the voltage applied to the second node N2.
  • the output unit 1230 is driven as the buffer.
  • the fifth transistor and/or the sixth transistor M6 may be configured by connecting a plurality of transistors in parallel.
  • the first driver 1210 controls a voltage of a third node N3 based on signals supplied to the first through third input terminals 1001 through 1003.
  • the first driver 1210 includes second through fourth transistors M2 through M4.
  • the second transistor M2 is between the first input terminal 1001 and the third node N3 and a gate electrode thereof is connected to the second input terminal 1002.
  • the second transistor M2 controls connection between the first input terminal 1001 and the third node N3 based on a signal supplied to the second input terminal 1002.
  • the third transistor M3 and the fourth transistor M4 are serially connected between the third node N3 and the first power source VDD. Actually, the third transistor M3 is between the fourth transistor M4 and the third node N3 and a gate electrode thereof is connected to the third input terminal 1003. The third transistor M3 controls connection between the fourth transistor M4 and the third node N3 based on a signal supplied to the third input terminal 1003.
  • the fourth transistor M4 is positioned between the third transistor M3 and the first power source VDD and a gate electrode thereof is connected to the first node N1.
  • the fourth transistor M4 controls connection between the third transistor M3 and the first power source VDD based on the voltage of the first node N1.
  • the second driver 1220 controls the voltage of the first node N1 to correspond to a voltage of the second input terminal 1002 and a voltage of the third node N3.
  • the second driver 1220 includes a seventh transistor M7, an eighth transistor M8, a first capacitor C1, and a second capacitor C2.
  • the first capacitor C1 is connected between the second node N2 and the output terminal 1004.
  • the first capacitor C1 charges a voltage corresponding to turn-on or turn-off of the sixth transistor M6.
  • the second capacitor C2 is connected between the first node N1 and the first power source VDD. The second capacitor C2 charges the voltage applied to the first node N1.
  • the seventh transistor M7 is between the first node N1 and the second input terminal 1002 and a gate electrode thereof is connected to the third node N3.
  • the seventh transistor M7 controls connection between the first node N1 and the second input terminal 1002 based on the voltage of the third node N3.
  • the eighth transistor M8 is between the first node N1 and the second power source VSS and a gate electrode thereof is connected to the second input terminal 1002.
  • the eighth transistor M8 controls connection between the first node N1 and the second power source VSS based on the signal of the second input terminal 1002.
  • the first transistor M1 is between the third node N3 and the second node N2 and a gate electrode thereof is connected to the second power source VSS.
  • the first transistor M1 maintains electrical connection of the third node N3 and the second node N2 while maintaining a turn-on state.
  • the first transistor M1 limits a voltage drop width of the third node N3 to correspond to the voltage of the second node N2.
  • the voltage of the second node N2 is reduced to a voltage lower than a voltage of the second power source VSS, the voltage of the third node N3 does not become lower than a voltage obtained by subtracting the threshold voltage of the first transistor M1 from the voltage of the second power source VSS, which will be described in detail later.
  • FIG. 10 illustrates an embodiment of a method for driving the scan stage of FIG. 9 .
  • operation processes will be described by using the first scan stage SST21.
  • FIG. 10 is for describing the method of driving the scan stage, it is estimated that the above-described delay phenomenon is excluded from the clock signals input to the scan stage and the scan signal output from the scan stage.
  • the first clock signal CLK1 and the second clock signal CLK2 have periods of a 2 horizontal period (2H) and are supplied in different horizontal periods.
  • the second clock signal CLK2 is shifted from the first clock signal CLK1 by a half period (that is, the 1 horizontal period).
  • the start pulse SSP1 supplied to the first input terminal 1001 is supplied in synchronization with the clock signal supplied to the second input terminal 1002, that is, the first clock signal CLK1.
  • the first input terminal 1001 is set as the voltage of the second power source VSS.
  • the first input terminal 1001 may be set as a voltage of the first power source VDD.
  • the second input terminal 1002 and the third input terminal 1003 are set to have the voltage of the second power source VSS.
  • the clock signals CLK1 and CLK2 are not supplied to the second input terminal 1002 and the third input terminal 1003, the second input terminal 1002 and the third input terminal 1003 are set to have the voltage of the first power source VDD.
  • the start pulse SSP1 is supplied in synchronization with the first clock signal CLK1.
  • the second transistor M2 and the eighth transistor M8 are turned on.
  • the second transistor M2 is turned on, the first input terminal 1001 and the third node N3 are electrically connected. Since the first transistor M1 is always set to be in a turn-on state, the second node N2 maintains electrical connection to the third node N3.
  • the third node N3 and the second node N2 are set to have low voltages by the start pulse SSP1 supplied to the first input terminal 1001.
  • the sixth transistor M6 and the seventh transistor M7 are turned on.
  • the third input terminal 1003 and the output terminal 1004 are electrically connected.
  • the third input terminal 1003 is set to have a high voltage (that is, the second clock signal CLK2 is not supplied) so that a high voltage is output to the output terminal 1004.
  • the seventh transistor M7 is turned on, the second input terminal 1002 and the first node N1 are electrically connected. Then, a voltage of the first clock signal CLK1 supplied to the second input terminal 1002, that is, a low voltage is supplied to the first node N1.
  • the eighth transistor M8 when the first clock signal CLK1 is supplied, the eighth transistor M8 is turned on.
  • the eighth transistor M8 When the eighth transistor M8 is turned on, the voltage of the second power source VSS is supplied to the first node N1.
  • the voltage of the second power source VSS is set to be the same as (similar to) the first clock signal CLK1 so that the first node N1 stably maintains the low voltage.
  • the fourth transistor M4 and the fifth transistor M5 are turned on.
  • the fourth transistor M4 is turned on, the first power source VDD and the third transistor m3 are electrically connected. Since the third transistor M3 is set to be in a turn-off state, although the fourth transistor M4 is turned on, the third node N3 stably maintains a low voltage.
  • the fifth transistor M5 is turned on, the voltage of the first power source VDD is supplied to the output terminal 1004.
  • the voltage of the first power source VDD is set as the same voltage as the high voltage supplied to the third input terminal 1003, so that the output terminal 1004 stably maintains the high voltage.
  • the sixth transistor M6 When the sixth transistor M6 maintains the turn-on state, the output terminal 1004 and the third input terminal 1003 maintain electrical connection.
  • the seventh transistor M7 maintains the turn-on state, the first node N1 maintains electrical connection to the second input terminal 1002.
  • the second input terminal 1002 is set to have a high voltage as supply of the first clock signal CLK1 is stopped so that the first node N1 is set to have a high voltage.
  • the fourth transistor M4 and the fifth transistor M5 are turned off.
  • the second clock signal CLK2 is supplied to the third input terminal 1003.
  • the sixth transistor M6 since the sixth transistor M6 is set to be in the turn-on state, the second clock signal CLK2 supplied to the third input terminal 1003 is supplied to the output terminal 1004.
  • the output terminal 1004 outputs the second clock signal CLK2 to the second scan lines S21 through S2j as a scan signal.
  • the voltage of the second node N2 is reduced to the voltage lower than the voltage of the second power source VSS, by coupling of the first capacitor C1 so that the sixth transistor M6 stably maintains the turn-on state.
  • the third node N3 maintains the voltage of the second power source VSS (the voltage obtained by subtracting the threshold voltage of the first transistor M1 from the voltage of the second power source VSS).
  • the supply of the second clock signal CLK2 is stopped.
  • the output terminal 1004 outputs a high voltage.
  • the voltage of the second node N2 is increased to the voltage of the second power source VSS to correspond to the high voltage of the output terminal 1004.
  • the first clock signal CLK1 is supplied.
  • the second transistor M2 and the eighth transistor M8 are turned on.
  • the second transistor M2 is turned on, the first input terminal 1001 and the third node N3 are electrically connected.
  • the start pulse SSP1 is not supplied to the first input terminal 1001, so that the first input terminal 1001 is set to have a high voltage. Therefore, when the first transistor M1 is turned on, the high voltage is supplied to the third node N3 and the second node N2, so that the sixth transistor M6 and the seventh transistor M7 are turned off.
  • the eighth transistor M8 When the eighth transistor M8 is turned on, the second power source VSS is supplied to the first node N1 so that the fourth transistor M4 and the fifth transistor M5 are turned on.
  • the fifth transistor M5 When the fifth transistor M5 is turned on, the voltage of the first power source VDD is supplied to the output terminal 1004. Then, the fourth transistor M4 and the fifth transistor M5 maintain turn-on states based on the voltage charged in the second capacitor C2, so that the output terminal 1004 stably receives the voltage of the first power source VDD.
  • the third transistor M3 is turned on.
  • the fourth transistor M4 is set to be in the turn-on state, the voltage of the first power source VDD is supplied to the third node N3 and the second node N2.
  • the sixth transistor M6 and the seventh transistor M7 stably maintain turn-off states.
  • the second scan stage SST22 receives an output signal (that is, a scan signal) of the first scan stage SST21 in synchronization with the second clock signal CLK2. In this case, the second scan stage SST22 outputs a scan signal to the second scan line S22 in synchronization with the first clock signal CLK1.
  • the scan stages according to the present embodiment sequentially output the scan signals to the scan lines while repeating the above-described processes.
  • the first transistor M1 limits a voltage minimum width of the third node N3 regardless of the voltage of the second node N2, so that manufacturing expenses may be reduced and driving reliability may be secured.
  • the voltage of the second node N2 is reduced to a voltage of about VSS-(VDD-VSS).
  • VSS-(VDD-VSS) the voltage of the second node N2 is reduced to about -20V in consideration of threshold voltages of the transistors.
  • Vds of the second transistor m2 and Vgs of the seventh transistor M7 are set as about -27V. Therefore, highly pressure-resistant parts must be used as the second transistor M2 and the seventh transistor M7. In addition, when a high voltage is applied to the second transistor M2 and the seventh transistor M7, a large amount of power is consumed and the driving reliability deteriorates.
  • the voltage of the third node N3 maintains the voltage of the second power source VSS so that Vds of the second transistor M2 and Vgs of the seventh transistor M7 are set as about -14V.
  • FIG. 11 illustrates another embodiment of a substrate 112 which may include pixel regions and peripheral regions.
  • the pixel regions AA1, AA2, and AA3 may include a first pixel region AA1, a second pixel region AA2, and a third pixel region AA3.
  • the second pixel region AA2 may be at one side of the first pixel region AA1.
  • the second pixel region AA2 may be a protrusion that extends from a part of an upper side of the first pixel region AA1.
  • the third pixel region AA3 may be at one side of the second pixel region AA2.
  • the third pixel region AA3 may be a protrusion that extends from a part of an upper side of the second pixel region AA2.
  • the first pixel region AA1 may have a greater area than the second pixel region AA2 and the third pixel region AA3.
  • the width W1 of the first pixel region AA1 may be greater than the width W2 of the second pixel region AA2 and the width W3 of the third pixel region AA3.
  • the length L1 of the first pixel region AA1 may be greater than the length L2 of second pixel region AA2 and the length L3 of third pixel region AA3.
  • the second pixel region AA2 may have a greater area than the third pixel region AA3.
  • the width W2 of the second pixel region AA2 may be greater than the width W3 of the third pixel region AA3.
  • the length L2 of the second pixel region AA2 may be the same as or greater than the length L3 of the third pixel region AA3.
  • the peripheral regions NA1, NA2, and NA3 may include a first peripheral region NA1, a second peripheral region NA2, and a third peripheral region NA3.
  • the first peripheral region NA1 exists around the first pixel region AA1 and may surround at least a part of the first pixel region AA1.
  • the second peripheral region NA2 exists around the second pixel region AA2 and may surround the part of the first pixel region AA1 and at least a part of the second pixel region AA2.
  • the third peripheral region NA3 exists around the third pixel region AA3 and may surround the part of the second pixel region AA2 and a part of the third pixel region AA3.
  • the pixels PXL1, PXL2, and PXL3 may include first pixels PXL1, second pixels PXL2, and third pixels PXL3.
  • the first pixels PXL1 may be in the first pixel region AA1
  • the second pixels PXL2 may be in the second pixel region AA2
  • the third pixels PXL3 may be in the third pixel region AA3.
  • the same number of first pixels PXL1 may be in each horizontal line.
  • the same number of second pixels PXL2 may be in each horizontal line.
  • the same number of third pixels PXL3 may be in each horizontal line.
  • the width W1 of the first pixel region AA1 is greater than the width W2 of the second pixel region AA2 and the width W2 of the second pixel region AA2 is greater than the width W3 of the third pixel region AA3
  • the number of first pixels PXL1 in the horizontal lines of the first pixel region AA1 may be greater than the number of second pixels PXL2 in the horizontal lines of second pixel region AA2.
  • the number of second pixels PXL2 in the horizontal lines of the second pixel region AA2 may be greater than the number of third pixels PXL3 in the horizontal lines of the third pixel region AA3.
  • the substrate 112 may have various shapes so that the above-described pixel regions AA1, AA2, and AA3 and peripheral regions NA1, NA2, and NA3 may be set.
  • FIG. 12 illustrates another embodiment of a display device which may include the first pixels PXL1, the second pixels PXL2, the third pixels PXL3, a first scan driver 310, a first emission control driver 320, a second scan driver 313, a second emission control driver 323, a third scan driver 315, a third emission control driver 325, a data driver 330, a signal delay unit 340, and a timing controller 350.
  • the first pixels PXL1 are in the first pixel region AA1 divided by the first scan lines S11 through S1n, the first emission control lines E11 through E1n, and the data lines D1 through Dm.
  • the first pixels PXL1 receive the data signals from the data lines D1 through Dm when the scan signals are supplied from the first scan lines S11 through S1n.
  • the first pixels PXL1 that receive the data signals control the amount of current that flows from the first power source ELVDD to the second power source ELVSS via the OLEDs.
  • the second pixels PXL2 are in the second pixel region AA2 divided by the second scan lines S21 through S2j, the second emission control lines E21 through E2j, and the data lines Dm-2 through Dm.
  • the second pixels PXL2 receive the data signals from the data lines Dm-2 through Dm when the scan signals are supplied from the second scan lines S21 through S2j.
  • the second pixels PXL2 that receive the data signals control the amount of current that flows from the first power source ELVDD to the second power source ELVSS via the OLEDs.
  • the third pixels PXL3 are in the third pixel region AA3 divided by third scan lines S31 through S3k, second emission control lines E31 through E3k, and data lines Dm-1 through Dm.
  • the third pixels PXL3 receive the data signals from the data lines Dm-1 through Dm when scan signals are supplied from the third scan lines S31 through S3k.
  • the third pixels PXL3 that receive the data signals control the amount of current that flows from the first power source ELVDD to the second power source ELVSS via OLEDs.
  • the first scan driver 310 supplies the scan signals to the first scan lines S11 through S1n based on the first gate control signal GCS1 from the timing controller 350. For example, the first scan driver 310 may sequentially supply the scan signals to the first scan lines S11 through S1n. When the scan signals are sequentially supplied to the first scan lines S11 through S1n, the first pixels PXL1 are sequentially selected in units of horizontal lines.
  • the second scan driver 313 supplies the scan signals to the second scan lines S21 through S2j based on the first gate control signal GCS1 from the timing controller 350. For example, the second scan driver 313 may sequentially supply the scan signals to the second scan lines S21 through S2j. When the scan signals are sequentially supplied to the second scan lines S21 through S2j, the second pixels PXL2 are sequentially selected in units of horizontal lines.
  • the third scan driver 315 supplies the scan signals to the third scan lines S31 through S3k based on the first gate control signal GCS1 from the timing controller 350. For example, the third scan driver 315 may sequentially supply the scan signals to the third scan lines S31 through S3k. When the scan signals are sequentially supplied to the third scan lines S31 through S3k, the third pixels PXL3 are sequentially selected in units of horizontal lines.
  • the loads of the first scan lines S11 through S1n, the loads of the second scan lines S21 through S2j, and loads of the third scan lines S31 through S3k may be different from one another.
  • the length of the first scan lines S11 through S1n may be greater than the length of the second scan lines S21 through S2j.
  • the number of second pixels PXL2 connected to one of the second scan lines S21 through S2j may be less than the number of first pixels PXL1 connected to one of the first scan lines S11 through S1n. Therefore, the loads of the first scan lines S11 through S1n may be greater than the loads of the second scan lines S21 through S2j.
  • the length of the second scan lines S21 through S2j may be greater than a length of the third scan lines S31 through S3k.
  • the number of third pixels PXL3 connected to one of the third scan lines S31 through S3k may be less than the number of second pixels PXL2 connected to one of the second scan lines S21 through S2j. Therefore, the loads of the second scan lines S21 through S2j may be greater than the loads of the third scan lines S31 through S3k.
  • differences in time constant may be generated among the scan signals supplied to the pixels PXL1, PXL2, and PXL3.
  • the scan signals supplied to the first scan lines S11 through S1n have greater delay than the scan signals supplied to the second scan lines S21 through S2j.
  • the scan signals supplied to the second scan lines S21 through S2j have greater delay than the scan signals supplied to the third scan lines S31 through S3k.
  • Brightness differences may be generated among the first pixels PXL1 through the third pixels PXL3 due to the differences in time constant among the scan signals.
  • the signal delay unit 340 may delay the first gate control signal GCS1 output from the timing controller 350 by a predetermined time constant and may transmit the delayed first gate control signal GCS1 to at least one of the scan drivers 310, 313, and 315.
  • the signal delay unit 340 may delay the first gate control signal GCS1 while the second scan driver 313 or the third scan driver 315 operates.
  • the first gate control signal GCS1 may be delayed more in a period in which the third scan driver 315 operates than in a period in which the second scan driver 313 operates.
  • the signal delay unit 340 may transmit the first gate control signal GCS1 output from the timing controller 350 as is while the first scan driver 310 operates. Thus, the first gate control signal GCS1 may not be delayed.
  • the first emission control driver 320 supplies the emission control signals to the first emission control lines E11 through E1n based on the second gate control signal GCS2 from the timing controller 350. For example, the first emission control driver 320 may sequentially supply the emission control signals to the first emission control lines E11 through E1n.
  • the emission control signals are used to control the emission time of the first pixels PXL1.
  • the emission control signals may have greater widths than the scan signals.
  • the second emission control driver 323 supplies the emission control signals to the second emission control lines E21 through E2j.
  • the second emission control driver 323 may sequentially supply the emission control signals to the second emission control lines E21 through E2j.
  • the emission control signals are used to control the emission time of the second pixels PXL2.
  • the emission control signals may be set to have larger widths than the scan signals.
  • the third emission control driver 325 supplies the emission control signals to the third emission control lines E31 through E3k.
  • the third emission control driver 325 may sequentially supply the emission control signals to the third emission control lines E31 through E3k.
  • the emission control signals are used to control the emission time of the third pixels PXL3.
  • the emission control signals may be set to have larger widths than the scan signals.
  • the emission control signals are set to have gate-off voltages (for example, high voltages) to turn off transistors in the pixels PXL1, PXL2, and PXL3.
  • the scan signals may have gate-on voltages (for example, low voltages) to turn on the transistors in the pixels PXL1, PXL2, and PXL3.
  • the data driver 330 supplies the data signals to the data lines D1 through Dm based on the data control signal DCS.
  • the data signals supplied to the data lines D1 through Dm are supplied to the pixels PXL1, PXL2 and PXL3 selected by the scan signals.
  • the timing controller 350 supplies the gate control signals GCS1 and GCS2 generated based on the timing signals supplied from an external source to the scan drivers 310, 313, and 315 and the emission control drivers 320, 323, and 325 through the first signal line SL1 and the second signal line SL2.
  • the timing controller 350 supplies the data control signal DCS to the data driver 330 through the third signal line SL3.
  • the timing controller 350 supplies the control signal LCS to the signal delay unit 340 through the operation control signal line SL10.
  • the start pulse and the clock signals are in each of the gate control signals GCS1 and CGS2.
  • the start pulse controls the timing of the first scan signal or the first emission control signal.
  • the clock signals are used to shift the start pulse.
  • the source start pulse and the clock signals are in the data control signal DCS.
  • the source start pulse controls the sampling start point of time of the data.
  • the clock signals are used to control the sampling operation.
  • FIG. 13 illustrates an embodiment of scan stages and a signal delay unit connected to the first signal line of FIG. 12 .
  • the first scan driver 310, the second scan driver 313, the third scan driver 315, and the signal delay unit 340 may be connected to the first signal line SL1.
  • the first signal line SL1 may supply the first gate control signal GCS1 to the first scan driver 310 through the third scan driver 315.
  • the first scan driver 310 may be connected to one end of each of the first scan lines S11 through S1n and may supply the first scan signals to the first scan lines S11 through S1n.
  • the first scan driver 310 may include the scan stages SST11 through SST1n.
  • Each of the scan stages SST11 through SSTln of the first scan driver 310 is connected to the one end of each of the first scan lines S11 through S1n.
  • the scan stages SST11 through SSTln may respectively supply the first scan signals to the first scan lines S11 through S1n.
  • the scan stages SST11 through SSTln may operate based on the first gate control signal GCS1 supplied through the first signal line SL1.
  • the scan stages SST11 through SSTln may be implemented by the same circuit.
  • the second scan driver 313 may be connected to one end of each of the second scan lines S21 through S2j and may supply the second scan signals to the second scan lines S21 through S2j.
  • the second scan driver 313 may include the scan stages SST21 through SST2j.
  • Each of the scan stages SST21 through SST2j of the second scan driver 313 is connected to one end of each of the second scan lines S21 through S2j.
  • the scan stages SST21 through SST2j may supply the second scan signals to the second scan lines S21 through S2j.
  • the scan stages SST21 through SST2j may operate based on the first gate control signal GCS1 supplied through the first signal line SL1.
  • the scan stages SST21 through SST2j may be implemented by the same circuit.
  • the scan stages SST11 through SST1n of the first scan driver 310 and the scan stages SST21 through SST2j of the second scan driver 313 may be implemented by the same circuit.
  • the third scan driver 315 may be connected to one end of each of the third scan lines S31 through S3k and may supply the third scan signals to the third scan lines S31 through S3k.
  • the third scan driver 315 may include a plurality of scan stages SST31 through SST3k.
  • Each of the scan stages SST31 through SST3k of the third scan driver 315 is connected to one end of each of the third scan lines S31 through S3k and the scan stages SST31 through SST3k may supply the third scan signals to the third scan lines S31 through S3k.
  • the scan stages SST31 through SST3k may operate based on the first gate control signal GCS1 supplied through the first signal line SL1.
  • the scan stages SST31 through SST3k may be implemented by the same circuit.
  • the scan stages SST11 through SSTln and SST21 through SST2j of the first scan driver 310 and the second scan driver 313 and the scan stages SST31 through SST3k of the third scan driver 315 may be implemented by the same circuit.
  • the signal delay unit 340 may include a first signal delay unit 340a and a second signal delay unit 340b.
  • the control signal line SL10 for supplying a signal for controlling an operation of the signal delay unit 340 may include a first control signal line SL10a connected to the first signal delay unit 340a and a second control signal line SL10b connected to the second signal delay unit 340b.
  • the first signal delay unit 340a may include the first signal delay control capacitor CL1, the first signal delay control resistor RL1, and the first signal delay control transistor TL1.
  • the first electrode of the first signal delay control capacitor CL1 is connected to the ground and the second electrode of the first signal delay control capacitor CL1 may be connected to the first signal delay control resistor RL1.
  • the first electrode of the first signal delay control resistor RL1 is connected to the second electrode of the first signal delay control capacitor CL1 and the second electrode of the first signal delay control resistor RL1 may be connected to the first signal delay control transistor TL1.
  • the first electrode of the first signal delay control transistor TL1 is connected to the second electrode of the first signal delay control resistor RL1 and the second electrode of the first signal delay control transistor TL1 may be connected to the first signal line SL1.
  • the gate electrode of the first signal delay control transistor TL1 may be connected to the first control signal line SL10a.
  • the first signal delay control transistor TL1 may be turned on when a first control signal LCS1 is supplied to the first control signal line SL10a and may delay the first gate control signal GCS1 to correspond to a predetermined time constant ⁇ 1.
  • the time constant ⁇ 1 may be set in accordance with the resistance value of the first signal delay control resistor RL1 and the capacitance value of the first signal delay control capacitor CL1.
  • the second signal delay unit 340b may include a second signal delay control capacitor CL2, a second signal delay control resistor RL2, and a second signal delay control transistor TL2.
  • a first electrode of the second signal delay control capacitor CL2 is connected to the ground and a second electrode of the second signal delay control capacitor CL2 may be connected to the second signal delay control resistor RL2.
  • a first electrode of the second signal delay control resistor RL2 is connected to the second electrode of the second signal delay control capacitor CL2 and a second electrode of the second signal delay control resistor RL2 may be connected to the second signal delay control transistor TL2.
  • a first electrode of the second signal delay control transistor TL2 is connected to the second electrode of the second signal delay control resistor RL2 and a second electrode of the second signal delay control transistor TL2 may be connected to the first signal line SL1.
  • a gate electrode of the second signal delay control transistor TL2 may be connected to the second control signal line SL10b.
  • the second signal delay control transistor TL2 may be turned on when a second control signal LCS2 is supplied to the second control signal line SL10b and may delay the first gate control signal GCS1 by a value corresponding to a predetermined time constant ⁇ 2.
  • the time constant ⁇ 2 may be set in accordance with a resistance value of the second signal delay control resistor RL2 and a capacitance value of the second signal delay control capacitor CL2.
  • the first signal delay control transistor TL1 and the second signal delay control transistor TL2 may be turned on while the third scan driver 315 operates (that is, in a period in which the third scan signals are output).
  • the first gate control signal GCS1 may be delayed by both the first signal delay unit 340a and the second signal delay unit 340b.
  • the scan stages SST31 through SST3k of the third scan driver 315 may operate to correspond to the delayed first gate control signal GCS1. Therefore, the third scan signals output from the third scan lines S31 through S3k may be delayed based on the delayed first gate control signal GCS1.
  • the first signal delay control transistor TL1 is turned on and the second signal delay control transistor TL2 may be turned off. Therefore the first gate control signal GCS1 may be delayed by the first signal delay unit 340a.
  • the scan stages SST21 through SST2j of the second scan driver 313 may operate based on the delayed first gate control signal GCS1. Therefore, the second scan signals output from the second scan lines S21 through S2j may be delayed based on the delayed first gate control signal GCS1.
  • the first gate control signal GCS1 input to the scan stages SST31 through SST3k of the third scan driver 315 may be delayed more than the first gate control signal GCS1 input to the scan stages SST21 through SST2j of the second scan driver 313.
  • the second scan signals may be similar to the third scan signals.
  • the first signal delay control transistor TL1 and the second signal delay control transistor TL2 may be turned off while the first scan driver 310 operates.
  • the first gate control signal GCS1 that is not delayed may be input to the scan stages SST11 through SSTln of the first scan driver 310.
  • the first scan signals delayed by the loads of the first scan lines S11 through S1n may be output.
  • the first scan signals may be similar to the second scan signals and the third scan signals.
  • FIG. 14 illustrates another embodiment of a substrate 113 which may include pixel regions and peripheral regions.
  • the pixel regions AA1, AA2, and AA3 may include a first pixel region AA1, a second pixel region AA2, and a third pixel region AA3.
  • the second pixel region AA2 and the third pixel region AA3 may be at one side of the first pixel region AA1.
  • the second pixel region AA2 and the third pixel region AA3 may be protrusions that extend from parts of an upper side of the first pixel region AA1.
  • the second pixel region AA2 and the third pixel region AA3 may be separate from each other.
  • the first pixel region AA1 may have a greater area than the second pixel region AA2 and the third pixel region AA3.
  • the width W1 of the first pixel region AA1 may be greater than the width W2 of the second pixel region AA2 and the width W3 of the third pixel region AA3.
  • the length L1 of the first pixel region AA1 may be greater than the length L2 of the second pixel region AA2 and the length L3 of the third pixel region AA3.
  • the second pixel region AA2 and the third pixel region AA3 may have the same area or different areas.
  • the width W2 of the second pixel region AA2 may be equal to or different from the width W3 of the third pixel region AA3.
  • the length L2 of the second pixel region AA2 may be equal to or different from the length L3 of the third pixel region AA3.
  • the peripheral regions NA1, NA2, and NA3 may include a first peripheral region NA1, a second peripheral region NA2, and a third peripheral region NA3.
  • the first peripheral region NA1 be around the first pixel region AA1 and may surround at least a part of the first pixel region AA1.
  • the second peripheral region NA2 be around the second pixel region AA2 and may surround at least a part of the second pixel region AA2.
  • the third peripheral region NA3 be around the third pixel region AA3 and may surround a part of the third pixel region AA3.
  • the third peripheral region NA3 and the second peripheral region NA2 may or may not be connected in accordance with shapes of the substrate 113 and the pixel regions AA1, AA2, and AA3.
  • the pixels PXL1, PXL2, and PXL3 may include first pixels PXL1, second pixels PXL2, and third pixels PXL3.
  • the first pixels PXL1 are in the first pixel region AA1
  • the second pixels PXL2 are in the second pixel region AA2
  • the third pixels PXL3 may be in the third pixel region AA3.
  • the same number of first pixels PXL1 may be in each horizontal line.
  • the same number of second pixels PXL2 may be in each horizontal line.
  • the same number of third pixels PXL3 may be in each horizontal line.
  • the width W1 of the first pixel region AA1 is greater than the width W2 of the second pixel region AA2 and the width W3 of the third pixel region AA3, the number of first pixels PXL1 in the horizontal lines of the first pixel region AA1 may be greater than the number of second pixels PXL2 in the horizontal lines of the second pixel region AA2.
  • the number of first pixels PXL1 in the horizontal lines of the first pixel region AA1 may be greater than the number of third pixels PXL3 in the horizontal lines of the third pixel region AA3.
  • the substrate 113 may have various shapes so that the above-described pixel regions AA1, AA2, and AA3 and peripheral regions NA1, NA2, and NA3 may be set.
  • FIG. 15 illustrates another embodiment of a display device which may include the first pixels PXL1, the second pixels PXL2, the third pixels PXL3, a first scan driver 410, a first emission control driver 420, a second scan driver 413, a second emission control driver 423, a third scan driver 415, a third emission control driver 425, a data driver 430, a signal delay unit 440, and a timing controller 450.
  • the first pixels PXL1 are in the first pixel region AA1 divided by the first scan lines S11 through S1n, the first emission control lines E11 through E1n, and the data lines D1 through Dm.
  • the first pixels PXL1 receive the data signals from the data lines D1 through Dm when the scan signals are supplied from the first scan lines S11 through S1n.
  • the first pixels PXL1 that receive the data signals control the amount of current that flows from the first power source ELVDD to the second power source ELVSS via the OLEDs.
  • the second pixels PXL2 are in the second pixel region AA2 divided by the second scan lines S21 through S2j, the second emission control lines E21 through E2j, and the data lines Dm-2 through Dm.
  • the second pixels PXL2 receive the data signals from the data lines Dm-2 through Dm when the scan signals are supplied from the second scan lines S21 through S2j.
  • the second pixels PXL2 that receive the data signals control the amount of current that flows from the first power source ELVDD to the second power source ELVSS via the OLEDs.
  • the third pixels PXL3 are in the third pixel region AA3 divided by third scan lines S31 through S3j, second emission control lines E31 through E3j, and data lines D1 through D3.
  • the third pixels PXL3 receive the data signals from the data lines D1 through D3 when scan signals are supplied from the third scan lines S31 through S3j.
  • the third pixels PXL3 control the amount of current that flows from the first power source ELVDD to the second power source ELVSS via OLEDs.
  • the first scan driver 410 supplies the scan signals to the first scan lines S11 through S1n based on the first gate control signal GCS1 from the timing controller 450. For example, the first scan driver 410 may sequentially supply the scan signals to the first scan lines S11 through S1n. When the scan signals are sequentially supplied to the first scan lines S11 through S1n, the first pixels PXL1 are sequentially selected in units of horizontal lines.
  • the second scan driver 413 supplies the scan signals to the second scan lines S21 through S2j based on the first gate control signal GCS1 from the timing controller 450. For example, the second scan driver 413 may sequentially supply the scan signals to the second scan lines S21 through S2j. When the scan signals are sequentially supplied to the second scan lines S21 through S2j, the second pixels PXL2 are sequentially selected in units of horizontal lines.
  • the third scan driver 415 supplies the scan signals to the third scan lines S31 through S3j based on the first gate control signal GCS1 from the timing controller 450. For example, the third scan driver 415 may sequentially supply the scan signals to the third scan lines S31 through S3j. When the scan signals are sequentially supplied to the third scan lines S31 through S3j, the third pixels PXL3 are sequentially selected in units of horizontal lines.
  • the loads of the first scan lines S11 through S1n may be different from the loads of the second scan lines S21 through S2j and loads of the third scan lines S31 through S3j. Since the width W1 of the first pixel region AA1 is greater than the width W2 of the second pixel region AA2 and the width W3 of the third pixel region AA3, the length of the first scan lines S11 through S1n may be greater than the length of the second scan lines S21 through S2j and the length of the third scan lines S31 through S3j. Therefore, the loads of the first scan lines S11 through S1n may be greater than the loads of the second scan lines S21 through S2j and the loads of the third scan lines S31 through S3j.
  • differences in time constant may be generated among the scan signals supplied to the pixels PXL1, PXL2, and PXL3.
  • the scan signals supplied to the first scan lines S11 through S1n have greater delay than the scan signals supplied to the second scan lines S21 through S2j and the third scan lines S31 through S3j.
  • Brightness differences may be generated among the first pixels PXL1 through the third pixels PXL3 due to the differences in time constant among the scan signals.
  • the signal delay unit 440 may delay the first gate control signal GCS1 output from the timing controller 450 by a predetermined time constant and may transmit the delayed first gate control signal GCS1 to at least one of the scan drivers 410, 413, and 415.
  • the signal delay unit 440 may delay the first gate control signal GCS1 while the second scan driver 413 and the third scan driver 415 operate.
  • the signal delay unit 440 may transmit the first gate control signal GCS1 output from the timing controller 450 as it is while the first scan driver 410 operates.
  • the first emission control driver 420 supplies the emission control signals to the first emission control lines E11 through E1n based on the second gate control signal GCS2 from the timing controller 450. For example, the first emission control driver 420 may sequentially supply the emission control signals to the first emission control lines E11 through E1n.
  • the emission control signals are used to control the emission time of the first pixels PXL1.
  • the emission control signals may have greater widths than the scan signals.
  • the second emission control driver 423 supplies the emission control signals to the second emission control lines E21 through E2j.
  • the second emission control driver 423 may sequentially supply the emission control signals to the second emission control lines E21 through E2j.
  • the emission control signals are used to control the emission time of the second pixels PXL2.
  • the emission control signals may be set to have greater widths than the scan signals.
  • the third emission control driver 425 supplies the emission control signals to the third emission control lines E31 through E3j.
  • the third emission control driver 425 may sequentially supply the emission control signals to the third emission control lines E31 through E3j.
  • the emission control signals are used to control the emission time of the third pixels PXL3.
  • the emission control signals may be set to have greater widths than the scan signals.
  • the emission control signals are set to have gate-off voltages (for example, high voltages) to turn off transistors in the pixels PXL1, PXL2, and PXL3.
  • the scan signals may have gate-on voltages (for example, low voltages) to turn on the transistors in the pixels PXL1, PXL2, and PXL3.
  • the data driver 430 supplies the data signals to the data lines D1 through Dm based on the data control signal DCS.
  • the data signals supplied to the data lines D1 through Dm are supplied to the pixels PXL1, PXL2, and PXL3 selected by the scan signals.
  • the timing controller 450 supplies the gate control signals GCS1 and GCS2 generated based on the timing signals supplied from the outside to the scan drivers 410, 413, and 415 and the emission control drivers 420, 423, and 425 and supplies the data control signal DCS to the data driver 430.
  • the start pulse and the clock signals are in each of the gate control signals GCS1 and GCS2.
  • the start pulse controls the timing of the first scan signal or the first emission control signal.
  • the clock signals are used for shifting the start pulse.
  • the source start pulse and the clock signals are in the data control signal DCS.
  • the source start pulse controls the sampling start point of time of the data.
  • the clock signals are used to control the sampling operation.
  • the substrates 110, 111, 112, and 113 have angulate edges. In another embodiments, substrates 110, 111, 112, and 113 may have at least some edges that are round.
  • the methods, processes, and/or operations described herein may be performed by code or instructions to be executed by a computer, processor, controller, or other signal processing device.
  • the computer, processor, controller, or other signal processing device may be those described herein or one in addition to the elements described herein. Because the algorithms that form the basis of the methods (or operations of the computer, processor, controller, or other signal processing device) are described in detail, the code or instructions for implementing the operations of the method embodiments may transform the computer, processor, controller, or other signal processing device into a special-purpose processor for performing the methods herein.
  • the drivers, controllers, and other processing features described herein may be implemented in logic which, for example, may include hardware, software, or both.
  • the drivers, controllers, and other processing features may be, for example, any one of a variety of integrated circuits including but not limited to an application-specific integrated circuit, a field-programmable gate array, a combination of logic gates, a system-on-chip, a microprocessor, or another type of processing or control circuit.
  • the drivers, controllers, and other processing features may include, for example, a memory or other storage device for storing code or instructions to be executed, for example, by a computer, processor, microprocessor, controller, or other signal processing device.
  • the computer, processor, microprocessor, controller, or other signal processing device may be those described herein or one in addition to the elements described herein. Because the algorithms that form the basis of the methods (or operations of the computer, processor, microprocessor, controller, or other signal processing device) are described in detail, the code or instructions for implementing the operations of the method embodiments may transform the computer, processor, controller, or other signal processing device into a special-purpose processor for performing the methods described herein.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Electroluminescent Light Sources (AREA)

Claims (10)

  1. Dispositif d'affichage, comprenant :
    des premiers pixels (PXL1) qui sont situés dans une première région de pixels (AA1) et qui sont connectés à des premières lignes de balayage et à des premières lignes de données ;
    des deuxièmes pixels (PXL2) qui sont situés dans une deuxième région de pixels (AA2) et qui sont connectés à des deuxièmes lignes de balayage et aux premières lignes de données ;
    un dispositif de commande de données (230) qui est configuré pour appliquer des signaux de données sur les premiers (PXL1) et deuxièmes (PXL2) pixels via les premières lignes de données (D1-Dn) ;
    un premier dispositif de commande de balayage (210) qui est configuré pour appliquer des premiers signaux de balayage sur les premières lignes de balayage ;
    un deuxième dispositif de commande de balayage (213) qui est configuré pour appliquer des deuxièmes signaux de balayage sur les deuxièmes lignes de balayage (S11-S1n) ;
    dans lequel chacun des premier et deuxième dispositifs de commande de balayage (210, 213) comprend une pluralité d'étages de balayage (SST11-SST1n, SST21-SST2n), chaque étage de balayage comportant une première entrée (1001), une deuxième entrée (1002), une troisième entrée (1003) et une sortie ; et
    dans lequel un premier étage de balayage (SST11) est configuré pour recevoir une impulsion de début sur sa première entrée, et chaque étage de balayage subséquent est configuré pour recevoir sur sa première entrée un signal en provenance d'une sortie d'un étage de balayage précédent ;
    dans lequel chaque étage de numéro impair est configuré pour recevoir sur sa deuxième entrée un premier signal d'horloge (CLK1) et sur sa troisième entrée un second signal d'horloge (CLK2) ;
    dans lequel chaque étage de numéro pair est configuré pour recevoir sur sa troisième entrée le premier signal d'horloge et sur sa deuxième entrée le second signal d'horloge ; et
    dans lequel les étages de balayage sont configurés, en réponse aux signaux d'horloge et à un signal sur leur première entrée, pour émettre en sortie une séquence de signaux de balayage sur des lignes de balayage successives ; et
    une première ligne de signal (SL1a) est configurée pour appliquer le premier signal d'horloge sur le premier dispositif de commande de balayage et sur le deuxième dispositif de commande de balayage ;
    une seconde ligne de signal (SL1b) est configurée pour appliquer le second signal d'horloge sur le premier dispositif de commande de balayage et sur le deuxième dispositif de commande de balayage ;
    dans lequel la deuxième région de pixels (AA2) présente une largeur qui est plus petite qu'une largeur de la première région de pixels, dans lequel la largeur est dans une direction des lignes de balayage, une longueur des deuxièmes lignes de balayage est plus petite qu'une longueur des premières lignes de balayage et un nombre de deuxièmes pixels dans des lignes horizontales de la deuxième région de pixels est inférieur à un nombre de premiers pixels dans des lignes horizontales de la première région de pixels ;
    le dispositif d'affichage comprenant en outre un premier circuit de retard de signal (240) qui est connecté aux première et seconde lignes de signal (SL1a, SL1b) ;
    dans lequel le premier circuit de retard de signal inclut :
    un élément de circuit de retard de signal ; et
    un transistor de commande de retard de signal (TL1) qui est configuré pour commander une connexion électrique entre l'élément de circuit de retard de signal et la première ligne de signal (SL1a) et la seconde ligne de signal (SL1b) ; et
    dans lequel l'élément de circuit de retard de signal inclut au moins un composant parmi une résistance et un condensateur ;
    dans lequel le transistor de commande de retard de signal est configuré pour être rendu passant et bloqué sur la base d'un signal de commande en provenance d'un contrôleur de cadencement ; et
    dans lequel le signal de commande est configuré pour maintenir le transistor de commande de retard de signal dans un état passant dans une première période dans laquelle les deuxièmes signaux de balayage sont appliqués et est configuré pour maintenir le transistor de commande de retard de signal dans un état bloqué dans une seconde période dans laquelle les premiers signaux de balayage sont appliqués.
  2. Dispositif d'affichage tel que revendiqué selon l'une quelconque des revendications qui précèdent, comprenant en outre :
    des troisièmes pixels dans une troisième région de pixels qui présente une largeur qui est plus petite que la largeur de la première région de pixels, les troisièmes pixels étant connectés à des troisièmes lignes de balayage, une longueur des troisièmes lignes de balayage étant plus petite que la longueur des premières lignes de balayage et un nombre de troisièmes pixels dans des lignes horizontales de la troisième région de pixels étant inférieur au nombre de premiers pixels dans des lignes horizontales la première région de pixels ; et
    un troisième dispositif de commande de balayage qui est connecté aux première et seconde lignes de signal et qui est configuré pour recevoir les premier et second signaux d'horloge et pour appliquer des troisièmes signaux de balayage sur les troisièmes lignes de balayage ;
    dans lequel la deuxième région de pixels et la troisième région de pixels sont au niveau d'un côté de la première région de pixels et sont séparées l'une de l'autre.
  3. Dispositif d'affichage tel que revendiqué selon la revendication 2, dans lequel le transistor de commande de retard de signal est configuré pour maintenir un état passant dans une première période dans laquelle les deuxièmes signaux de balayage et les troisièmes signaux de balayage sont appliqués et est configuré pour maintenir un état bloqué dans une seconde période dans laquelle les premiers signaux de balayage sont appliqués.
  4. Dispositif d'affichage selon l'une quelconque des revendications qui précèdent et comprenant en outre :
    des troisièmes pixels dans une troisième région de pixels qui présente une largeur qui est plus petite que la largeur de la deuxième région de pixels, les troisièmes pixels étant connectés à des troisièmes lignes de balayage, une longueur des troisièmes lignes de balayage étant plus petite que la longueur des deuxièmes lignes de balayage et un nombre de troisièmes pixels dans des lignes horizontales de la troisième région de pixels étant inférieur au nombre de deuxièmes pixels dans des lignes horizontales de la deuxième région de pixels ;
    un troisième dispositif de commande de balayage qui est configuré pour appliquer des troisièmes signaux de balayage sur les troisièmes lignes de balayage, les première et seconde lignes de signal étant configurées pour appliquer les premier et second signaux d'horloge également sur le troisième dispositif de commande de balayage ; et
    un second circuit de retard de signal qui est connecté aux première et seconde lignes de signal et qui est configuré pour retarder l'atteinte par les premier et second signaux d'horloge d'un niveau de déclenchement selon une seconde constante de temps prédéterminée tandis que les troisièmes signaux de balayage sont appliqués ;
    dans lequel le premier circuit de retard de signal est configuré pour également fonctionner tandis que les troisièmes signaux de balayage sont appliqués et le second circuit de retard de signal est configuré pour arrêter de fonctionner tandis que les deuxièmes signaux de balayage et les premiers signaux de balayage sont appliqués.
  5. Dispositif d'affichage tel que revendiqué selon la revendication 4, dans lequel :
    le second circuit de retard de signal inclut un second élément de circuit de retard de signal et un second transistor de commande de retard de signal qui est configuré pour commander une connexion électrique entre le second élément de circuit de retard de signal et les première et seconde lignes de signal.
  6. Dispositif d'affichage tel que revendiqué selon la revendication 5, dans lequel le second élément de circuit de retard de signal inclut au moins un composant parmi une résistance et un condensateur.
  7. Dispositif d'affichage selon la revendication 5 ou 6, dans lequel le premier transistor de commande de retard de signal et le second transistor de commande de retard de signal sont configurés pour maintenir des états passants dans une première période pendant laquelle les troisièmes signaux de balayage sont appliqués.
  8. Dispositif d'affichage selon la revendication 7, dans lequel le premier transistor de commande de retard de signal est configuré pour maintenir un état passant et le second transistor de commande de retard de signal est configuré pour maintenir un état bloqué dans une seconde période pendant laquelle les seconds signaux de balayage sont appliqués.
  9. Dispositif d'affichage selon la revendication 8, dans lequel le premier transistor de commande de retard de signal et le second transistor de commande de retard de signal sont configurés pour maintenir des états bloqués dans une troisième période pendant laquelle les premiers signaux de balayage sont appliqués.
  10. Dispositif d'affichage selon la revendication 9, dans lequel la première période, la deuxième période et la troisième période sont des périodes séquentielles.
EP17174078.0A 2016-06-01 2017-06-01 Afficheur Active EP3252751B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020160068357A KR102518746B1 (ko) 2016-06-01 2016-06-01 표시 장치

Publications (2)

Publication Number Publication Date
EP3252751A1 EP3252751A1 (fr) 2017-12-06
EP3252751B1 true EP3252751B1 (fr) 2020-07-22

Family

ID=58992715

Family Applications (1)

Application Number Title Priority Date Filing Date
EP17174078.0A Active EP3252751B1 (fr) 2016-06-01 2017-06-01 Afficheur

Country Status (4)

Country Link
US (1) US10769987B2 (fr)
EP (1) EP3252751B1 (fr)
KR (1) KR102518746B1 (fr)
CN (1) CN107452343B (fr)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102480968B1 (ko) * 2017-04-17 2022-12-26 삼성디스플레이 주식회사 광학 필름 및 이를 구비한 표시 장치
US10360854B2 (en) * 2017-06-14 2019-07-23 Lg Display Co., Ltd. Gate driving circuit having a compensating auxiliary load and display device using the same
CN107481669A (zh) * 2017-09-08 2017-12-15 武汉天马微电子有限公司 一种显示面板及显示装置
CN107611142B (zh) * 2017-09-11 2020-06-09 上海天马有机发光显示技术有限公司 显示面板及显示装置
CN107610636B (zh) * 2017-10-30 2021-02-02 武汉天马微电子有限公司 一种显示面板及显示装置
KR102543485B1 (ko) * 2017-11-02 2023-06-16 삼성디스플레이 주식회사 표시 장치
TWI636446B (zh) * 2017-11-08 2018-09-21 友達光電股份有限公司 顯示面板
CN108054174B (zh) * 2018-01-02 2020-09-15 上海天马有机发光显示技术有限公司 一种阵列基板、显示面板和显示装置
WO2019180880A1 (fr) * 2018-03-22 2019-09-26 シャープ株式会社 Dispositif d'affichage
CN108389546B (zh) 2018-03-26 2021-11-30 武汉天马微电子有限公司 发射控制电路及其驱动方法、发射控制器、显示装置
US10692415B2 (en) * 2018-04-24 2020-06-23 Wuhan China Star Optoelectronics Technology Co., Ltd. Gate driving circuit of irregular screen panel and driving method
CN108564916A (zh) * 2018-04-27 2018-09-21 上海天马有机发光显示技术有限公司 一种显示面板及显示装置
CN108598143B (zh) * 2018-06-28 2021-03-09 武汉天马微电子有限公司 有机发光显示面板和有机发光显示装置
KR102497285B1 (ko) 2018-07-03 2023-02-08 삼성디스플레이 주식회사 만입된 형상의 표시부를 포함하는 표시 장치
KR102573704B1 (ko) 2018-09-06 2023-09-04 삼성디스플레이 주식회사 만입된 형상의 표시부를 포함하는 표시 장치
CN109188809B (zh) * 2018-09-30 2021-09-17 武汉天马微电子有限公司 显示面板和显示装置
KR20210052623A (ko) * 2019-10-29 2021-05-11 삼성디스플레이 주식회사 표시 장치
WO2021117228A1 (fr) 2019-12-13 2021-06-17 シャープ株式会社 Dispositif d'affichage et son procédé de pilotage
KR20210116826A (ko) * 2020-03-17 2021-09-28 삼성디스플레이 주식회사 표시 장치
CN111221160A (zh) * 2020-03-31 2020-06-02 厦门天马微电子有限公司 一种阵列基板、显示面板及显示装置
CN214377408U (zh) * 2021-01-20 2021-10-08 京东方科技集团股份有限公司 显示面板和显示装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3246911A1 (fr) * 2016-05-19 2017-11-22 Samsung Display Co., Ltd. Afficheur

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101026802B1 (ko) * 2003-11-18 2011-04-04 삼성전자주식회사 액정 표시 장치 및 그 구동 방법
KR100688789B1 (ko) * 2006-01-27 2007-03-02 삼성에스디아이 주식회사 유기전계발광 표시 장치 및 그의 제조 방법
EP2085952B1 (fr) * 2006-11-21 2016-08-10 Sharp Kabushiki Kaisha Substrat de matrice actif, panneau d'affichage et affichage
KR101281681B1 (ko) 2007-11-06 2013-07-03 삼성디스플레이 주식회사 휘도 변화를 보상하기 위한 구동 전압 조정 장치 및 구동전압 조정 방법
CN101256754B (zh) * 2008-04-08 2011-03-16 友达光电股份有限公司 一种栅极驱动模块及液晶显示器
JP5484109B2 (ja) * 2009-02-09 2014-05-07 三菱電機株式会社 電気光学装置
KR20140133053A (ko) * 2013-05-09 2014-11-19 삼성디스플레이 주식회사 유기 발광 표시 장치
KR102141238B1 (ko) * 2013-05-22 2020-08-06 삼성디스플레이 주식회사 화소 및 이를 이용한 유기전계발광 표시장치
CN103943660B (zh) * 2014-04-02 2017-10-27 上海中航光电子有限公司 一种显示装置
CN104217674B (zh) * 2014-05-29 2017-01-25 京东方科技集团股份有限公司 像素单元驱动电路、方法、像素驱动电路和amoled显示装置
KR20160005859A (ko) * 2014-07-07 2016-01-18 삼성디스플레이 주식회사 표시 장치
KR102230370B1 (ko) * 2014-08-06 2021-03-23 엘지디스플레이 주식회사 표시장치
KR102242458B1 (ko) * 2014-10-28 2021-04-21 삼성디스플레이 주식회사 전원 전압 강하를 보상하는 표시 장치
US9626925B2 (en) * 2015-03-26 2017-04-18 Novatek Microelectronics Corp. Source driver apparatus having a delay control circuit and operating method thereof
CN104934005B (zh) * 2015-07-01 2017-05-17 京东方科技集团股份有限公司 显示面板及显示装置
CN105489186B (zh) * 2016-01-25 2018-03-30 京东方科技集团股份有限公司 一种像素电路及其驱动方法、显示装置

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3246911A1 (fr) * 2016-05-19 2017-11-22 Samsung Display Co., Ltd. Afficheur

Also Published As

Publication number Publication date
CN107452343A (zh) 2017-12-08
US20170352311A1 (en) 2017-12-07
US10769987B2 (en) 2020-09-08
CN107452343B (zh) 2022-06-10
EP3252751A1 (fr) 2017-12-06
KR102518746B1 (ko) 2023-04-07
KR20170136683A (ko) 2017-12-12

Similar Documents

Publication Publication Date Title
EP3252751B1 (fr) Afficheur
US11640788B2 (en) Stage and organic light emitting display device using the same
CN107403604B (zh) 显示装置
KR102513988B1 (ko) 표시 장치
US9454934B2 (en) Stage circuit and organic light emitting display device using the same
CN107134472B (zh) 显示装置
US9368069B2 (en) Stage circuit and organic light emitting display device using the same
KR102589759B1 (ko) 표시장치
US9277622B2 (en) Emission control line driver
KR102509004B1 (ko) 표시 장치
KR20160067307A (ko) 표시장치의 발광제어신호 구동부 및 이의 구동방법, 유기발광 표시장치
KR20230162849A (ko) 스캔구동부

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN PUBLISHED

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20180605

RBV Designated contracting states (corrected)

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20181220

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20191113

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAJ Information related to disapproval of communication of intention to grant by the applicant or resumption of examination proceedings by the epo deleted

Free format text: ORIGINAL CODE: EPIDOSDIGR1

GRAL Information related to payment of fee for publishing/printing deleted

Free format text: ORIGINAL CODE: EPIDOSDIGR3

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

GRAR Information related to intention to grant a patent recorded

Free format text: ORIGINAL CODE: EPIDOSNIGR71

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTC Intention to grant announced (deleted)
INTG Intention to grant announced

Effective date: 20200421

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602017020056

Country of ref document: DE

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1294155

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200815

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1294155

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200722

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201023

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201022

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201022

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201123

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201122

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602017020056

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

26N No opposition filed

Effective date: 20210423

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20200722

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20210630

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210601

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210630

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210601

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210630

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210630

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20170601

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20230516

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20230522

Year of fee payment: 7

Ref country code: DE

Payment date: 20230522

Year of fee payment: 7

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20230523

Year of fee payment: 7

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722